Correcting the Effects of Mismatches in Time-Interleaved Analog Adaptive FIR Equalizers

被引:2
作者
Rao, Lakshmi P. [1 ]
Sitthimahachaikul, Nattapol [1 ]
Hurst, Paul J. [1 ]
机构
[1] Univ Calif Davis, Dept Elect & Comp Engn, Solid State Circuits Res Lab, Davis, CA 95616 USA
关键词
Analog FIR equalizer; LMS algorithm; mismatch correction; time-interleaving; SERIAL-LINK TRANSCEIVER; BAND-LIMITED SIGNALS; BACKPLANE; EQUALIZATION; CALIBRATION; CONVERTER; RECEIVER; DESIGN; CLOCK;
D O I
10.1109/TCSI.2012.2190672
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Analog discrete-time finite-impulse-response (FIR) filters have been used as equalizers in digital communication receivers. For high speed applications, an FIR equalizer can be implemented using parallel sample-and-holds (S/Hs) and time-interleaved equalizer channels. Mismatches among the parallel S/Hs degrade the equalizer performance. This paper addresses mismatches of DC offsets, gain errors, sample- time errors, and bandwidths in the S/Hs. It is shown that having a different set of adapted coefficients in each equalizer channel can reduce the effects of mismatches. Simulation results are presented for different communication channels.
引用
收藏
页码:2529 / 2542
页数:14
相关论文
共 49 条
  • [1] [Anonymous], P GLOB TEL C GLOBECO
  • [2] [Anonymous], 2000, MEAS COAX CABL CHANN
  • [3] [Anonymous], MEAS BACKPL CHANN
  • [4] A 4.8-6.4-Gb/s serial link for backplane applications using decision feedback equalization
    Balan, V
    Caroselli, J
    Chern, JG
    Chow, C
    Dadi, R
    Desai, C
    Fang, L
    Hsu, D
    Joshi, P
    Kimura, H
    Liu, CY
    Pan, TW
    Park, R
    You, C
    Zeng, Y
    Zhang, E
    Zhong, F
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) : 1957 - 1967
  • [5] A 500 mW ADC-Based CMOS AFE With Digital Calibration for 10 Gb/s Serial Links Over KR-Backplane and Multimode Fiber
    Cao, Jun
    Zhang, Bo
    Singh, Ullas
    Cui, Delong
    Vasani, Anand
    Garg, Adesh
    Zhang, Wei
    Kocaman, Namik
    Pi, Deyi
    Raghavan, Bharath
    Pan, Hui
    Fujimori, Ichiro
    Momtaz, Afshin
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (06) : 1172 - 1185
  • [6] Chung HY, 2009, IEEE CUST INTEGR CIR, P555, DOI 10.1109/CICC.2009.5280767
  • [7] AN 8-B 85-MS/S PARALLEL PIPELINE A/D CONVERTER IN 1-MU-M CMOS
    CONROY, CSG
    CLINE, DW
    GRAY, PR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) : 447 - 454
  • [8] A 0.3-μm CMOS 8-Gb/s 4-PAM serial link transceiver
    Farjad-Rad, R
    Yang, CKK
    Horowitz, MA
    Lee, TH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (05) : 757 - 764
  • [9] Equalization and clock and data recovery techniques for 10-gb/s CMOS serial-link receivers
    Gondi, Srikanth
    Razavi, Behzad
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (09) : 1999 - 2011
  • [10] Hall S. H., 2000, High-Speed Digital SystemDesign: A Handbook of Interconnect Theory and Design Practices