Parametric Fault Testing of Non-Linear Analog Circuits Based on Polynomial and V-Transform Coefficients

被引:13
作者
Sindia, Suraj [1 ]
Agrawal, Vishwani D. [1 ]
Singh, Virendra [2 ]
机构
[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA
[2] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2012年 / 28卷 / 05期
基金
美国国家科学基金会;
关键词
Parametric faults; Analog circuit test; Fault diagnosis; V-transform; Polynomial coefficients; DIAGNOSIS;
D O I
10.1007/s10836-012-5326-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper is an exposition of recent advances made in polynomial coefficient and V-transform coefficient based testing of parametric faults in linear and non-linear analog circuits. V-transform is a non-linear transform that increases the sensitivity of polynomial coefficients with respect to circuit component variations by three to five times. In addition, it makes the original polynomial coefficients monotonic. Using simulation, the proposed test method is shown to uncover most parametric faults in the range of 5-15 % on a low noise amplifier (LNA) and an elliptic filter benchmark. Diagnosis of parametric faults clearly illustrates the effect of enhanced sensitivity through V-transform. Finally, we report an experimental validation of the polynomial coefficient based test scheme, with and without V-transform, using the National Instruments' ELVIS bench-top testbed. The result demonstrates the benefit of V-transform.
引用
收藏
页码:757 / 771
页数:15
相关论文
共 17 条
[1]   Optimization-based multifrequency test generation for analog circuits [J].
Abderrahman, A ;
Cerny, E ;
Kaminska, B .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2) :59-73
[2]  
[Anonymous], P 20 INT C MICR SEPT
[3]  
Chakravarty S., 1997, INTRO IDDQ TESTING
[4]   Test generation based diagnosis of device parameters for analog circuits [J].
Cherubal, S ;
Chatterjee, A .
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, :596-602
[5]  
DEVARAYANADURG G, 1994, IEEE IC CAD, P44
[6]   NULLATOR NORATOR APPROACH TO ANALOG CIRCUIT DIAGNOSIS USING GENERAL-PURPOSE ANALYSIS PROGRAMS [J].
FARCHY, SL ;
GADZHEVA, ED ;
RAYKOVSKA, LH ;
KOUYOUMDJIEV, TG .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1995, 23 (06) :571-585
[7]   Possibilities and limitations of I-DDQ Testing in submicron CMOS [J].
Figueras, J .
SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, :174-185
[8]  
Gulati R.K., 1993, IDDQ Testing of VLSI Circuits
[9]  
Guo Z, 2003, INT TEST CONF P, P1155
[10]   Analog testing by characteristic observation inference [J].
Lindermeir, WM ;
Graeb, HE ;
Antreich, KJ .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) :1353-1368