Advanced Nanometer Technology Analog Layout Retargeting for Lithography Friendly Design

被引：0
|
作者：
Dong, Xuan [1 ]
Zhang, Lihong [1 ]
机构：
[1] Mem Univ, Fac Engn & Appl Sci, Dept Elect & Comp Engn, St John, NF, Canada
来源：
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2016年
关键词：
lithographic effects; spot defect; analog layout retargeting;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper a yield-aware template-based analog layout retargeting methodology for lithography-friendly nanometer technology designs is proposed. The yield performance is evaluated by probability of failure (POF), which is independent of any specific defect size, and is improved by wire-widening and wire-shifting inside the retargeting process. The non-traditional design rules, which are becoming prominent in the advanced nanometer technologies, have been tackled in the template. The retargeting flow is demonstrated from 0.18um CMOS technology to 65nm CMOS technology with significant yield improvement.
引用
收藏
页码：1262 / 1265
页数：4
相关论文
共 50 条
  • [41] Analog Layout Retargeting with Process-Variation-Aware Rule-Based OPC
    Dong, Xuan
    Zhang, Lihong
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2836 - 2839
  • [42] Analog Layout Automation On Advanced Process Technologies
    Yaldiz, Soner
    PROCEEDINGS OF THE 2023 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2023, 2023, : 103 - 103
  • [43] Light Interference Map: A Prescriptive Optimization of Lithography-Friendly Layout
    Shim, Seongbo
    Choi, Suhyeong
    Shin, Youngsoo
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2016, 29 (01) : 44 - 49
  • [44] ALDA - AN ANALOG LAYOUT DESIGN ASSISTANT
    BENSOUIAH, DA
    MACK, B
    MASSARA, R
    ELECTRONIC ENGINEERING, 1995, 67 (827): : 47 - &
  • [45] Advanced Transitive-Closure-Graph-Based Placement Representation for Analog Layout Design
    He, Lian
    Zhao, Zhenxin
    Chen, Yuanzhu
    Zhang, Lihong
    2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
  • [46] Analog layout generation: from design assistant to automated layout
    Bensouiah, DA
    Mack, RJ
    Massara, RE
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1038 - 1041
  • [47] Post-Layout Perturbation towards Stitch Friendly Layout for Multiple E-Beam Lithography
    Paul, Sudipta
    Banerjee, Pritha
    Sur-Kolay, Susmita
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 411 - 414
  • [48] EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction
    Dong, Xuan
    Zhang, Lihong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (04) : 854 - 863
  • [49] A Performance-Constrained Template-Based Layout Retargeting Algorithm for Analog Integrated Circuits
    Liu, Zheng
    Zhang, Lihong
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 289 - 294
  • [50] Adaptive Design for Nanometer Technology
    Das, Shidhartha
    Blaauw, David
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 77 - +
12345