Efficient test compaction for pseudo-random testing

被引:0
作者
Zhang, S [1 ]
Seth, SC [1 ]
Bhattacharya, BB [1 ]
机构
[1] Univ Nebraska, Dept Comp Sci & Engn, Lincoln, NE 68588 USA
来源
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2005年
关键词
test compaction; test-data compression; pseudo-random testing; built-in testing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Compact set of 3-valued test vectors for random pattern resistant faults are covered in multiple test passes. During a pass, its associated test cube specifies certain bits in the scan chain to be held fixed and others to change pseudo -randomly. We propose an algorithm to find a small number of cubes to cover all the test vectors, thus minimizing total test length. The test-cube finding algorithm repeatedly evaluates small perturbations of the current solution so as to maximize the expected test coverage of the cube. Experimental results show that our algorithm covers the test vectors by test cubes that are one to two orders of magnitude smaller in number with a much smaller increase in the percentage of specified bits. It outperforms comparable schemes reported in the literature.
引用
收藏
页码:337 / 342
页数:6
相关论文
共 50 条
  • [41] Maintaining Accuracy of Test Compaction through Adaptive Re-Learning
    Biswas, Sounil
    Blanton, R. D.
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 257 - 263
  • [42] A Distributed ATPG System Combining Test Compaction Based on Pure MaxSAT
    Chao, Zhiteng
    Wang, Senlin
    Tian, Pengyu
    Yuan, Shuwen
    Li, Huawei
    Ye, Jing
    Li, Xiaowei
    2023 IEEE 32ND ASIAN TEST SYMPOSIUM, ATS, 2023, : 13 - 18
  • [43] Fault detection and diagnosis with parity trees for space compaction of test responses
    Vranken, Harald
    Goel, Sandeep Kumar
    Glowatz, Andreas
    Schloeffel, Juergen
    Hapke, Friedrich
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 1095 - +
  • [44] Enhanced Test Compaction for Multicycle Broadside Tests by Using State Complementation
    Pomeranz, Irith
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 21 (01)
  • [45] Static test compaction for synchronous sequential circuits based on vector restoration
    Pomeranz, I
    Reddy, SM
    Guo, RF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (07) : 1040 - 1049
  • [46] Test Compaction by Sharing of Transparent-Scan Sequences Among Logic Blocks
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (04) : 792 - 802
  • [47] Static Test Compaction Using Independent Suffixes of a Transparent-Scan Sequence
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (04) : 1130 - 1141
  • [48] Scan Shift Time Reduction Using Test Compaction for On-Chip Delay Measurement
    Zhang, Wenpo
    Namba, Kazuteru
    Ito, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (03): : 533 - 540
  • [49] Microprocessor Testing: Functional Meets Structural Test
    Touati, A.
    Bosio, A.
    Girard, P.
    Virazel, A.
    Bernardi, P.
    Reorda, M. Sonza
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (08)
  • [50] Efficient Process Shift Detection and Test Realignment
    Yilmaz, Ender
    Ozev, Sule
    Butler, Kenneth M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (12) : 1934 - 1942