Efficient test compaction for pseudo-random testing

被引:0
作者
Zhang, S [1 ]
Seth, SC [1 ]
Bhattacharya, BB [1 ]
机构
[1] Univ Nebraska, Dept Comp Sci & Engn, Lincoln, NE 68588 USA
来源
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2005年
关键词
test compaction; test-data compression; pseudo-random testing; built-in testing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Compact set of 3-valued test vectors for random pattern resistant faults are covered in multiple test passes. During a pass, its associated test cube specifies certain bits in the scan chain to be held fixed and others to change pseudo -randomly. We propose an algorithm to find a small number of cubes to cover all the test vectors, thus minimizing total test length. The test-cube finding algorithm repeatedly evaluates small perturbations of the current solution so as to maximize the expected test coverage of the cube. Experimental results show that our algorithm covers the test vectors by test cubes that are one to two orders of magnitude smaller in number with a much smaller increase in the percentage of specified bits. It outperforms comparable schemes reported in the literature.
引用
收藏
页码:337 / 342
页数:6
相关论文
共 50 条
  • [31] Test response compaction method with improved detection and diagnostic abilities
    Novak, Ondrej
    Pliva, Zdenek
    MICROELECTRONICS RELIABILITY, 2018, 80 : 249 - 256
  • [32] Preponing Fault Detections for Test Compaction Under Transparent Scan
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (10) : 1543 - 1547
  • [33] Automatic Test Pattern Generation and Compaction for Deep Neural Networks
    Moussa, Dina
    Hefenbrock, Michael
    Muech, Christopher
    Tahoori, Mehdi
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 436 - 441
  • [34] Hybrid BIST optimization using reseeding and test set compaction
    Jervan, Gert
    Orasson, Elmet
    Kruus, Helena
    Ubar, Rairnund
    MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (5-6) : 254 - 262
  • [35] Multicycle Broadside and Skewed-Load Tests for Test Compaction
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (01) : 262 - 266
  • [36] State and Fault Information for Compaction-Based Test Generation
    Ashish Giani
    Shuo Sheng
    Michael S. Hsiao
    Vishwani D. Agrawal
    Journal of Electronic Testing, 2002, 18 : 63 - 72
  • [37] Highly X-Tolerant Selective Compaction of Test Responses
    Mrugalski, G.
    Mukherjee, N.
    Rajski, J.
    Czysz, D.
    Tyszer, J.
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 245 - +
  • [38] State and fault information for compaction-based test generation
    Giani, A
    Sheng, S
    Hsiao, MS
    Agrawal, VD
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (01): : 63 - 72
  • [39] Impact of functional delay test compaction on transition fault coverage
    Jusas, Vacius
    Motiejunas, Kestuds
    INFORMATION TECHNOLOGY AND CONTROL, 2007, 36 (02): : 196 - 201
  • [40] Test compaction for mixed-signal circuits using pass-fail test data
    Biswas, Sounil
    Blanton, R. D.
    26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 299 - 308