Efficient test compaction for pseudo-random testing

被引:0
|
作者
Zhang, S [1 ]
Seth, SC [1 ]
Bhattacharya, BB [1 ]
机构
[1] Univ Nebraska, Dept Comp Sci & Engn, Lincoln, NE 68588 USA
来源
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2005年
关键词
test compaction; test-data compression; pseudo-random testing; built-in testing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Compact set of 3-valued test vectors for random pattern resistant faults are covered in multiple test passes. During a pass, its associated test cube specifies certain bits in the scan chain to be held fixed and others to change pseudo -randomly. We propose an algorithm to find a small number of cubes to cover all the test vectors, thus minimizing total test length. The test-cube finding algorithm repeatedly evaluates small perturbations of the current solution so as to maximize the expected test coverage of the cube. Experimental results show that our algorithm covers the test vectors by test cubes that are one to two orders of magnitude smaller in number with a much smaller increase in the percentage of specified bits. It outperforms comparable schemes reported in the literature.
引用
收藏
页码:337 / 342
页数:6
相关论文
共 50 条
  • [21] Dynamic Test Compaction of a Compressed Test Set Shared Among Logic Blocks
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (01) : 394 - 402
  • [22] Compaction of IDDQ Test Sequence Using Reassignment Method
    Toshiyuki Maeda
    Kozo Kinoshita
    Journal of Electronic Testing, 2000, 16 : 243 - 249
  • [23] Compaction of IDDQ test sequence using reassignment method
    Maeda, T
    Kinoshita, K
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (03): : 243 - 249
  • [24] Target Faults for Test Compaction Based on Multicycle Tests
    Pomeranz, Irith
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (02)
  • [25] A Compaction Method for STLs for GPU in-field test
    Guerrero-Balaguera, Juan-David
    Condia, Josie E. Rodriguez
    Reorda, Matteo Sonza
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 454 - 459
  • [26] A Don't Care Identification Method for Test Compaction
    Yamazaki, Hiroshi
    Wakazono, Motohiro
    Hosokawa, Toshinori
    Yoshimura, Masayoshi
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 215 - 218
  • [27] Test Compaction by Backward and Forward Extension of Multicycle Tests
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (01) : 242 - 246
  • [28] Switching Activity as a Test Compaction Heuristic for Transition Faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) : 1357 - 1361
  • [29] Path delay test compaction with process variation tolerance
    Kajihara, S
    Fukunaga, M
    Wen, XQ
    Maeda, T
    Hamada, S
    Sato, Y
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 845 - 850
  • [30] PRESERVE: Static Test Compaction that Preserves Individual Numbers of Tests
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (04) : 803 - 807