Efficient test compaction for pseudo-random testing

被引:0
|
作者
Zhang, S [1 ]
Seth, SC [1 ]
Bhattacharya, BB [1 ]
机构
[1] Univ Nebraska, Dept Comp Sci & Engn, Lincoln, NE 68588 USA
来源
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2005年
关键词
test compaction; test-data compression; pseudo-random testing; built-in testing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Compact set of 3-valued test vectors for random pattern resistant faults are covered in multiple test passes. During a pass, its associated test cube specifies certain bits in the scan chain to be held fixed and others to change pseudo -randomly. We propose an algorithm to find a small number of cubes to cover all the test vectors, thus minimizing total test length. The test-cube finding algorithm repeatedly evaluates small perturbations of the current solution so as to maximize the expected test coverage of the cube. Experimental results show that our algorithm covers the test vectors by test cubes that are one to two orders of magnitude smaller in number with a much smaller increase in the percentage of specified bits. It outperforms comparable schemes reported in the literature.
引用
收藏
页码:337 / 342
页数:6
相关论文
共 50 条
  • [1] A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits
    Rau, Jiann-Chyi
    Wu, Po-Han
    Ho, Ying-Fu
    JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2008, 11 (02): : 175 - 184
  • [2] Efficient Static Compaction of Test Patterns Using Partial Maximum Satisfiability
    Zhou, Huisi
    Ouyang, Dantong
    Zhang, Liming
    TSINGHUA SCIENCE AND TECHNOLOGY, 2021, 26 (01) : 1 - 8
  • [3] Efficient Static Compaction of Test Patterns Using Partial Maximum Satisfiability
    Huisi Zhou
    Dantong Ouyang
    Liming Zhang
    TsinghuaScienceandTechnology, 2021, 26 (01) : 1 - 8
  • [4] Pseudo Random Self-Test Architecture for Advanced Encryption Standard
    Opritoiu, Flavius
    Bozesan, Andreea
    Vladutiu, Mircea
    2013 IEEE 19TH INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME), 2013, : 271 - 276
  • [5] Test compaction for at-speed testing of scan circuits based on nonscan test sequences and removal of transfer sequences
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (06) : 706 - 714
  • [6] Diagnostic Test Point Insertion and Test Compaction
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (02) : 276 - 285
  • [7] Compaction of Compressed Bounded Transparent-Scan Test Sets
    Pomeranz, Irith
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 339 - 343
  • [8] Test Compaction by Test Removal Under Transparent Scan
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (02) : 496 - 500
  • [9] Parallel Order ATPG for Test Compaction
    Chen, Yu-Wei
    Ho, Yu-Hao
    Chang, Chih-Ming
    Yang, Kai-Chieh
    Li, Ming-Ting
    Li, James Chien-Mo
    2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2018,
  • [10] Functional Compaction for Functional Test Sequences
    Pomeranz, Irith
    IEEE ACCESS, 2024, 12 : 98130 - 98140