共 50 条
- [1] A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2008, 11 (02): : 175 - 184
- [4] Pseudo Random Self-Test Architecture for Advanced Encryption Standard 2013 IEEE 19TH INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME), 2013, : 271 - 276
- [7] Compaction of Compressed Bounded Transparent-Scan Test Sets PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 339 - 343
- [9] Parallel Order ATPG for Test Compaction 2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2018,