A Q-Learning-Based Fault-Tolerant and Congestion-Aware Adaptive Routing Algorithm for Networks-on-Chip

被引:9
作者
Liu, Yi [1 ]
Guo, Rujia [1 ]
Xu, Changqing [1 ,2 ]
Weng, Xiaodong [1 ]
Yang, Yintang [1 ]
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
[2] Xidian Univ, Guangzhou Inst Technol, Xian 710071, Peoples R China
基金
中国国家自然科学基金; 中国博士后科学基金;
关键词
Congestion aware; fault tolerant; network on chip (NoC); routing algorithm; NOC;
D O I
10.1109/LES.2022.3176233
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Link failure and network congestion have a serious impact on the performance degradation of network on chip (NoC). Adaptive routing algorithms, which have the capability of fault tolerance and congestion awareness, can make NoCs adapt to complex and changeable applications. The proposed algorithm in this letter is an adaptive routing algorithm based on Q -learning. By introducing H - Q table to learn the congestion and fault information of the paths between the source node and the destination node, it can avoid the unnecessary detour of data in the fault area and select the path with less congestion. Aiming at the problem caused by the untimely updating of some values in Q -learning, the Q -value decay and dynamic learning rate mechanism are proposed. Experimental results demonstrate that the proposed routing algorithms still can obtain a good performance under a high failure rate (Fault rate > 25%) with modest extra hardware overhead.
引用
收藏
页码:203 / 206
页数:4
相关论文
共 12 条
[1]   The PARSEC Benchmark Suite: Characterization and Architectural Implications [J].
Bienia, Christian ;
Kumar, Sanjeev ;
Singh, Jaswinder Pal ;
Li, Kai .
PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, :72-81
[2]   The M5 simulator: Modeling networked systems [J].
Binkert, Nathan L. ;
Dreslinski, Ronald G. ;
Hsu, Lisa R. ;
Lim, Kevin T. ;
Saidi, Ali G. ;
Reinhardt, Steven K. .
IEEE MICRO, 2006, 26 (04) :52-60
[3]   Bufferless NoCs with Scheduled Deflection Routing [J].
Chen, Chen ;
Tao, Zirui ;
San Miguel, Joshua .
2020 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2020,
[4]   HighwayNoC: Approaching Ideal NoC Performance With Dual Data Rate Routers [J].
Ejaz, Ahsen ;
Papaefstathiou, Vassilis ;
Sourdis, Ioannis .
IEEE-ACM TRANSACTIONS ON NETWORKING, 2021, 29 (01) :318-331
[5]  
Farahnakian F., 2011, PROC IEEE 2 INT C NE, P1, DOI [10.1109/NESEA.2011.6144949, DOI 10.1109/NESEA.2011.6144949]
[6]   Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router [J].
Feng, Chaochao ;
Lu, Zhonghai ;
Jantsch, Axel ;
Zhang, Minxuan ;
Xing, Zuocheng .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (06) :1053-1066
[7]  
Hestness J., 2010, PROC 3 INT WORKSHOP, P1
[8]  
Jiang N., 2013, P IEEE INT S PERFORM, P86, DOI DOI 10.1109/ISPASS.2013
[9]   Fault-Tolerant Networks-on-Chip Routing With Coarse and Fine-Grained Look-Ahead [J].
Liu, Junxiu ;
Harkin, Jim ;
Li, Yuhua ;
Maguire, Liam P. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (02) :260-273
[10]   Methods for Fault Tolerance in Networks-on-Chip [J].
Radetzki, Martin ;
Feng, Chaochao ;
Zhao, Xueqian ;
Jantsch, Axel .
ACM COMPUTING SURVEYS, 2013, 46 (01)