Towards formally specifying and verifying transactional memory

被引:37
|
作者
Doherty, Simon [1 ]
Groves, Lindsay [1 ]
Luchangco, Victor [2 ]
Moir, Mark [2 ]
机构
[1] Victoria Univ Wellington, Sch Engn & Comp Sci, Wellington, New Zealand
[2] Oracle Labs, Burlington, MA USA
关键词
Transactional memory; Formal specification; Verification; I/O automation; Simulation proof; Refinement; MODEL; VERIFICATION;
D O I
10.1007/s00165-012-0225-8
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Over the last decade, great progress has been made in developing practical transactional memory (TM) implementations, but relatively little attention has been paid to precisely specifying what it means for them to be correct, or formally proving that they are. In this paper, we present TMS1 (Transactional Memory Specification 1), a precise specification of correct behaviour of a TM runtime library. TMS1 targets TM runtimes used to implement transactional features in an unmanaged programming language such as C or C++. In such contexts, even transactions that ultimately abort must observe consistent states of memory; otherwise, unrecoverable errors such as divide-by-zero may occur before a transaction aborts, even in a correct program in which the error would not be possible if transactions were executed atomically. We specify TMS1 precisely using an I/O automaton (IOA). This approach enables us to also model TM implementations using IOAs and to construct fully formal and machine-checked correctness proofs for them using well established proof techniques and tools. We outline key requirements for a TM system. To avoid precluding any implementation that satisfies these requirements, we specify TMS1 to be as general as we can, consistent with these requirements. The cost of such generality is that the condition does not map closely to intuition about common TM implementation techniques, and thus it is difficult to prove that such implementations satisfy the condition. To address this concern, we present TMS2, a more restrictive condition that more closely reflects intuition about common TM implementation techniques. We present a simulation proof that TMS2 implements TMS1, thus showing that to prove that an implementation satisfies TMS1, it suffices to prove that it satisfies TMS2. We have formalised and verified this proof using the PVS specification and verification system.
引用
收藏
页码:769 / 799
页数:31
相关论文
共 50 条
  • [1] Towards Formally Specifying and Verifying Transactional Memory
    Doherty, Simon
    Groves, Lindsay
    Luchangco, Victor
    Moir, Mark
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 259 : 245 - 261
  • [2] A Framework for Formally Verifying Software Transactional Memory Algorithms
    Lesani, Mohsen
    Luchangco, Victor
    Moir, Mark
    CONCUR 2012 - CONCURRENCY THEORY, 2012, 7454 : 516 - 530
  • [3] Implementing and Verifying Release-Acquire Transactional Memory in C11
    Dalvandi, Sadegh
    Dongol, Brijesh
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2022, 6 (OOPSLA): : 1817 - 1844
  • [4] Modeling and Verifying Transaction Scheduling for Software Transactional Memory using CSP
    Xu, Chao
    Wu, Xi
    Zhu, Huibiao
    Popovic, Miroslav
    2019 13TH INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE 2019), 2019, : 240 - 247
  • [5] Verifying correctness of transactional memories
    Cohen, Ariel
    O'Leary, John W.
    Pnueli, Amir
    Tuttle, Mark R.
    Zuck, Lenore D.
    FMCAD 2007: FORMAL METHODS IN COMPUTER AIDED DESIGN, PROCEEDINGS, 2007, : 37 - +
  • [6] Formally Verifying Memory Isolation Based on ARM Processors
    Zhu, Jiabin
    Huang, Wenchao
    Xiong, Yan
    2018 4TH INTERNATIONAL CONFERENCE ON BIG DATA COMPUTING AND COMMUNICATIONS (BIGCOM 2018), 2018, : 195 - 200
  • [7] Formally specifying CARA in Java
    Stark E.W.
    International Journal on Software Tools for Technology Transfer, 2004, 5 (04) : 331 - 350
  • [8] Formally Verifying an Efficient Sorter
    Beckert, Bernhard
    Sanders, Peter
    Ulbrich, Mattias
    Wiesler, Julian
    Witt, Sascha
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PT I, TACAS 2024, 2024, 14570 : 268 - 287
  • [9] Specifying and Dynamically Verifying Address Translation-Aware Memory Consistency
    Romanescu, Bogdan F.
    Lebeck, Alvin R.
    Sorin, Daniel J.
    ACM SIGPLAN NOTICES, 2010, 45 (03) : 323 - 334
  • [10] Specifying and Verifying Advanced Control Features
    Leavens, Gary T.
    Naumann, David
    Rajan, Hridesh
    Aotani, Tomoyuki
    LEVERAGING APPLICATIONS OF FORMAL METHODS, VERIFICATION AND VALIDATION: DISCUSSION, DISSEMINATION, APPLICATIONS, ISOLA 2016, PT II, 2016, 9953 : 80 - 96