Automatic Extraction Methodology for Accurate Measurements of Effective Channel Length on 65-nm MOSFET Technology and Below

被引:13
作者
Fleury, Dominique [1 ,3 ]
Cros, Antoine [1 ]
Romanjek, Krunoslav [2 ]
Roy, David [1 ]
Perrier, Franck [2 ]
Dumont, Benjamin [1 ]
Brut, Hugues [1 ]
Ghibaudo, Gerard [3 ]
机构
[1] STMicroelect, Dept Technol Platform Sustaining, F-38926 Crolles, France
[2] NXP Semicond Crolles 2 Alliance, Dept Technol Platform Sustaining, F-38926 Crolles, France
[3] Minatec INPG, IMEP LAHC, F-38016 Grenoble, France
关键词
Automatic testing; capacitance; channel length; length measurement; MOSFETs; parameter estimation;
D O I
10.1109/TSM.2008.2004316
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The length of MOSFET channels is an important circuit design parameter, and this paper focuses on a new industrially-compatible technique using gate-to-channel measurements C-gc(V-g) to provide accurate extraction of the channel length. Thanks to fully-automatic probers, the technique provides large scale extractions and so, statistical-based results can be extracted with a maximized reliability. An in-depth study of parasitic capacitances has been performed to improve the extraction accuracy to within a few nanometers. The proposed methodology has been upgraded to in-line monitoring tests and deployed in a 300-mm semiconductor manufacturing facility. The pertinence of accurate channel length extraction has finally been proved by experimental studies (hot carrier injection lifetime), validating the coherence and the reliability of this technique.
引用
收藏
页码:504 / 512
页数:9
相关论文
共 22 条
[1]   In-depth characterization of the hole mobility in 50-nm process-induced strained MOSFETs [J].
Andrieu, F ;
Ernst, T ;
Ravit, C ;
Jurczak, M ;
Ghibaudo, G ;
Deleonibus, S .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (10) :755-757
[2]   New approach for the extraction of gate voltage dependent series resistance and channel length reduction in CMOS transistors [J].
Brut, H ;
Juge, A ;
Ghibaudo, G .
1997 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES - PROCEEDINGS, 1997, :188-193
[3]   A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation [J].
Cheng, YH ;
Jeng, MC ;
Liu, ZH ;
Huang, JH ;
Chan, MS ;
Chen, K ;
Ko, PK ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (02) :277-287
[4]   New ratio method for effective channel length and threshold voltage extraction in MOS transistors [J].
Cretu, B ;
Bontchacha, T ;
Ghibaudo, G ;
Balestra, F .
ELECTRONICS LETTERS, 2001, 37 (11) :717-719
[5]  
CROS A, P IEEE INT EL DEV M, P663
[6]  
HEISH T, 2001, P IEEE INT C MICR TE, P15
[7]  
HU CM, 1985, IEEE J SOLID-ST CIRC, V20, P295
[8]   An accurate gate length extraction method for sub-quarter micron MOSFET's [J].
Huang, CL ;
Faricelli, JV ;
Antoniadis, DA ;
Khalil, NA ;
Rios, RA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) :958-964
[9]  
Kanyu Mark Cao, 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P171, DOI 10.1109/IEDM.1999.823872
[10]  
*NXP SEM, MOS MOD 9