An Asymmetric Multilevel Inverter Using Reduced Switch Count Topology

被引:0
作者
Mufeeda, M. [1 ]
Krishnan, Geethu K. [1 ]
机构
[1] MEA Engn Coll, Dept Elect & Elect Engn, Perinthalmanna, Malappuram, India
来源
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT) | 2016年
关键词
asymmetric cascaded multilevel inverter; harmonics; switching devices; low frequency control; high frequency control; total harmonic distortion; CONVERTERS; NUMBER;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A basic unit configuration which uses very less number of switches for obtaining an asymmetric multilevel inverter is proposed in this paper. Even and odd voltage levels at the output can be achieved by adding a conventional inverter bridge circuit to basic unit. Asymmetric configurations have different value of dc sources, so large number of levels will obtained at the output with reduced number of semiconductor devices, which make control easier with high power quality and lower harmonics. MATLAB Simulink model of a 11-level inverter with fundamental and high frequency control are performed and compared the results and harmonic spectra.
引用
收藏
页码:3129 / 3133
页数:5
相关论文
共 15 条
[1]  
Ashok B., 2013, IJSCE INT J SOFT COM, V3
[2]   Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology [J].
Babaei, E. ;
Hosseini, S. H. ;
Gharehpetian, G. B. ;
Haque, M. Tarafdar ;
Sabahi, M. .
ELECTRIC POWER SYSTEMS RESEARCH, 2007, 77 (08) :1073-1085
[3]  
Babaei Ebrahim, 2007, International Conference on Electrical Machines and Systems 2007, P74
[4]   A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge [J].
Babaei, Ebrahim ;
Alilu, Somayeh ;
Laali, Sara .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (08) :3932-3939
[5]   New cascaded multilevel inverter topology with minimum number of switches [J].
Babaei, Ebrahim ;
Hosseini, Seyed Hossein .
ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) :2761-2767
[6]  
Carrara G., 1990, CH2873 IEEE, V2873, P363
[7]   Minimisation of total harmonic distortion in a cascaded multilevel inverter by regulating voltages of DC sources [J].
Farokhnia, N. ;
Fathi, S. H. ;
Yousefpoor, N. ;
Bakhshizadeh, M. K. .
IET POWER ELECTRONICS, 2012, 5 (01) :106-114
[8]   A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters [J].
Kangarlu, Mohammad Farhadi ;
Babaei, Ebrahim .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (02) :625-636
[9]  
Laali S., 2010, P ICEMS INCH KOR, P56
[10]  
Laali S, 2011, INT REV ELECTR ENG-I, V6, P522