Super Steep Subthreshold Slope PN-Body Tied SOI FET for Ultra Low Power IoT Edge Applications

被引：0
|
作者：
Ida, Jiro [1 ]
Mori, Takayuki [1 ]
机构：
[1] Kanazawa Inst Technol, Div Elect Engn, 7-1 Ohgigaoka, Nonoichi, Ishikawa 9218501, Japan
来源：
PROCEEDINGS OF 2017 7TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, DESIGN, AND VERIFICATION (ICDV) | 2017年
关键词：
Steep Subthreshold Slope; SOI MOSFET; Floating Body Effect;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We have proposed a super steep Subthreshold Slope (SS) "PN-Body Tied SOI-FET". It shows the super steep SS (similar to 35 mu V/dec) over 3 to 5 decades of the drain current with an ultra-low drain voltage down to 0.1V. We have also improved it to reduce the operating body voltage below 1V and have clarified that the floating body effect of the SOI is a key mechanism for appearance of a super steep SS. The research status on the device was reviewed, here.
引用
收藏
页码：56 / 57
页数：2
相关论文
共 45 条
  • [31] SDG vs ADG with Tied and Independent gate Options in the Subthreshold Logic for Ultra Low Power Applications
    Vaddi, Ramesh
    Dasgupta, S.
    Agarwal, R. P.
    2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2009, : 176 - 179
  • [32] High gain gate/body tied NMOSFET photo-detector on SOI substrate for low power applications
    Zhang, WQ
    Chan, MS
    Huang, R
    Ko, PK
    SOLID-STATE ELECTRONICS, 2000, 44 (03) : 535 - 540
  • [33] Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-Efficient Digital Circuits
    Khatami, Yasin
    Banerjee, Kaustav
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (11) : 2752 - 2761
  • [34] Sub-45nm Fully-Depleted SOI CMOS Subthreshold Logic for Ultra-Low-Power Applications
    Bol, D.
    Ambroise, R.
    Flandre, D.
    Legat, J. -D.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 57 - 58
  • [35] Subthreshold Schmitt trigger using body-bias technique for ultra low power and high performance applications
    Niranjan V.
    Gupta M.
    Pzakash N.
    Russian Microelectronics, 2011, 40 (02) : 141 - 145
  • [36] New Steep-Slope Device of Comprehensive Properties Enhancement with Hybrid Operation Mechanism for Ultra-Low-Power Applications
    Huang, Ru
    Huang, Qianqian
    Zhao, Yang
    Chen, Cheng
    Jia, Rundong
    Wu, Chunlei
    Wang, Jiaxin
    Guo, Lingyi
    Wang, Yangyuan
    2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
  • [37] Design guideline of an ultra-thin body SOI MOSFET for low-power and high-performance applications
    An, X
    Huang, R
    Zhao, BY
    Zhang, X
    Wang, YY
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (03) : 347 - 350
  • [38] TinyML: Enabling of Inference Deep Learning Models on Ultra-Low-Power IoT Edge Devices for AI Applications
    Alajlan, Norah N.
    Ibrahim, Dina M.
    MICROMACHINES, 2022, 13 (06)
  • [39] A novel negative quantum capacitance field-effect transistor with molybdenum disulfide integrated gate stack and steep subthreshold swing for ultra-low power applications
    Liang CHEN
    Huimin WANG
    Qianqian HUANG
    Ru HUANG
    Science China(Information Sciences), 2023, 66 (06) : 71 - 77
  • [40] A novel negative quantum capacitance field-effect transistor with molybdenum disulfide integrated gate stack and steep subthreshold swing for ultra-low power applications
    Chen, Liang
    Wang, Huimin
    Huang, Qianqian
    Huang, Ru
    SCIENCE CHINA-INFORMATION SCIENCES, 2023, 66 (06)
12345