Design and Evaluation of CNFET-Based Quaternary Circuits

被引:53
作者
Moaiyeri, Mohammad Hossein [1 ,2 ,3 ]
Navi, Keivan [1 ,2 ]
Hashemipour, Omid [1 ,3 ]
机构
[1] Shahid Beheshti Univ, Fac Elect & Comp Engn, GC, Tehran, Iran
[2] Shahid Beheshti Univ, GC, Nanotechnol & Quantum Comp Lab, Tehran, Iran
[3] Shahid Beheshti Univ, Microelect Lab, GC, Tehran, Iran
关键词
Carbon nanotube FET (CNFET); Quaternary logic; Arithmetic and logic circuits; Multiple-V-th design; Nanoelectronics; FIELD-EFFECT TRANSISTORS; WALLED CARBON NANOTUBES; MULTIPLE-VALUED LOGIC; COMPACT SPICE MODEL; INCLUDING NONIDEALITIES; THRESHOLD VOLTAGE; HIGH-PERFORMANCE; CMOS; IMPLEMENTATION; EFFICIENT;
D O I
10.1007/s00034-012-9413-2
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents novel high-performance and PVT tolerant quaternary logic circuits as well as efficient quaternary arithmetic circuits for nanoelectronics. These Carbon Nanotube FET (CNFET)-based circuits are compatible with the recent technologies and are designed based on the conventional CMOS architecture, while the previous quaternary designs used methods which are not suitable for nanoelectronics and have become obsolete. The proposed designs are robust and have large noise margins and high driving capability. The singular characteristics of CNFETs, such as the capability of having the desired threshold voltage by regulating the diameters of the nanotubes, make them very appropriate for voltage-mode multiple-threshold circuits design. The proposed circuits are examined, using Synopsys HSPICE with the standard 32 nm-CNFET technology in various situations and different supply voltages. Simulation results demonstrate the correct and high-performance operation of the proposed circuits even in the presence of process, voltage and temperature variations.
引用
收藏
页码:1631 / 1652
页数:22
相关论文
共 37 条
[1]  
[Anonymous], 2009, 52 IEEE INT MIDW S C, DOI DOI 10.1109/MWSCAS.2009.5235967
[2]  
[Anonymous], IEEE J SOLID STATE C
[3]   Novel voltage-mode CMOS quaternary logic design [J].
da Silva, Ricardo Cunha G. ;
Boudinov, Henri ;
Carro, Luigi .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (06) :1480-1483
[4]   Quaternary Voltage-Mode Logic Cells and Fixed-Point Multiplication Circuits [J].
Datla, Satyendra R. P. Raju ;
Thornton, Mitchell A. .
40TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC ISMVL 2010, 2010, :128-133
[5]  
Deng J, 2007, THESIS STANFORD U
[6]   A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: Full device model and circuit performance benchmarking [J].
Deng, Jie ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3195-3205
[7]   A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region [J].
Deng, Jie ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3186-3194
[8]  
Dubrova E., 1999, Proceedings '99. 17th NORCHIP Conference, P340
[9]  
Geunho Cho, 2009, 2009 IEEE Instrumentation and Measurement Technology Conference (I2MTC), P909, DOI 10.1109/IMTC.2009.5168580
[10]  
HURST SL, 1984, IEEE T COMPUT, V33, P1160, DOI 10.1109/TC.1984.1676392