A fully-differential zero-crossing-based 1.2V 1.0b 26MS/s pipelined ADC in 65nm CMOS

被引：47

作者：

Shin, Soon-Kyun ^{[1
]}

You, Yong-Sang ^{[1
]}

Lee, Seung-Hoon ^{[1
]}

Moon, Kyoung-Ho ^{[1
]}

Kim, Jae-Whui ^{[1
]}

Brooks, Lane ^{[2
]}

Lee, Hae-Seung ^{[2
,3
]}

机构：

[1] Samsung Elect, Yongin, South Korea

[2] MIT, Cambridge, MA 02139 USA

[3] Cambridge Analog Technol, Bedford, MA USA

来源：

2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2008年

关键词：

D O I：

10.1109/VLSIC.2008.4586013

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A fully-differential zero-crossing-based 10b 26MS/s pipelined ADC in a 65 nm CMOS process is presented. Switched-capacitor overshoot correction is compatible with the differential topology and allows faster operation. A CMFB is engaged in the coarse phase for constant common-mode. The 0.33mm(2) ADC achieves 54.3dB SNDR with a FOM of 161 fJ/step.

引用

页码：218 / +

页数：2

共 4 条

[1] A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter
Abo, AM
Gray, PR
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) : 599 - 606
[2] BROOKS L, 2007, IEEE INT SOL STAT CI, P460
[3] Comparator-based switched-capacitor circuits for scaled CMOS technologies
Fiorenza, John K.
Sepke, Todd
Holloway, Peter
Sodini, Charles G.
Lee, Hae-Seung
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) : 2658 - 2668
[4] A 10-B 20-MSAMPLE/S ANALOG-TO-DIGITAL CONVERTER
LEWIS, SH
FETTERMAN, HS
GROSS, GF
RAMACHANDRAN, R
VISWANATHAN, TR
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) : 351 - 358

← 1 →