共 50 条
- [21] Rewritable Coset Coding for Flash Memories 2014 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), 2014, : 2082 - 2086
- [22] Rewritable coset coding for flash memories IEEE International Symposium on Information Theory - Proceedings, 2014, : 2082 - 2086
- [23] Information Representation and Coding for Flash Memories 2009 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2009, : 920 - 925
- [24] Fast voltage regulator for multilevel flash memories RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2000, : 34 - 38
- [25] A concatenation scheme of LDPC codes and source codes for flash memories EURASIP Journal on Advances in Signal Processing, 2012
- [26] Technological and design constraints for multilevel flash memories ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 1005 - 1008
- [27] A concatenation scheme of LDPC codes and source codes for flash memories EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2012,
- [28] PEARL: Plausibly Deniable Flash Translation Layer using WOM coding PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, 2021, : 1109 - 1126
- [29] LDPC Codes for Rank Modulation in Flash Memories 2010 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, 2010, : 859 - 863