Geometric WOM codes and coding strategies for multilevel flash memories

被引:3
|
作者
Haymaker, Kathryn [1 ]
Kelley, Christine A. [1 ]
机构
[1] Univ Nebraska, Dept Math, Lincoln, NE 68588 USA
关键词
Write-once memory; Flash memory; Finite geometries; Concatenated codes;
D O I
10.1007/s10623-012-9681-7
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper investigates the design and application of write-once memory (WOM) codes for flash memory storage. Using ideas from Merkx (1984) we present a construction of WOM codes based on finite Euclidean geometries over . This construction yields WOM codes with new parameters and provides insight into the criterion that incidence structures should satisfy to give rise to good codes. We also analyze methods of adapting binary WOM codes for use on multilevel flash cells. In particular, we give two strategies based on different rewrite objectives. A brief discussion of the average-write performance of these strategies, as well as concatenation methods for WOM codes is also provided.
引用
收藏
页码:91 / 104
页数:14
相关论文
共 50 条
  • [21] Rewritable Coset Coding for Flash Memories
    Chee, Yeow Meng
    Kiah, Han Mao
    Purkayastha, Punarbasu
    2014 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), 2014, : 2082 - 2086
  • [22] Rewritable coset coding for flash memories
    Chee, Yeow Meng
    Kiah, Han Mao
    Purkayastha, Punarbasu
    IEEE International Symposium on Information Theory - Proceedings, 2014, : 2082 - 2086
  • [23] Information Representation and Coding for Flash Memories
    Jiang, Anxiao
    Bruck, Jehoshua
    2009 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2009, : 920 - 925
  • [24] Fast voltage regulator for multilevel flash memories
    Khouri, O
    Micheloni, R
    Gregori, S
    Torelli, G
    RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2000, : 34 - 38
  • [25] A concatenation scheme of LDPC codes and source codes for flash memories
    Qin Huang
    Song Pan
    Mu Zhang
    Zulin Wang
    EURASIP Journal on Advances in Signal Processing, 2012
  • [26] Technological and design constraints for multilevel flash memories
    Calligaro, C
    Manstretta, A
    Modelli, A
    Torelli, G
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 1005 - 1008
  • [27] A concatenation scheme of LDPC codes and source codes for flash memories
    Huang, Qin
    Pan, Song
    Zhang, Mu
    Wang, Zulin
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2012,
  • [28] PEARL: Plausibly Deniable Flash Translation Layer using WOM coding
    Chen, Chen
    Chakraborti, Anrin
    Sion, Radu
    PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, 2021, : 1109 - 1126
  • [29] LDPC Codes for Rank Modulation in Flash Memories
    Zhang, Fan
    Pfister, Henry D.
    Jiang, Anxiao
    2010 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, 2010, : 859 - 863
  • [30] Terminated Staircase Codes for NAND Flash Memories
    Qiu, Min
    Yang, Lei
    Xie, Yixuan
    Yuan, Jinhong
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2018, 66 (12) : 5861 - 5875