FPGA Memory Testing Technique using BIST

被引:0
作者
Gadde, Priyanka [1 ]
Niamat, Mohammed [1 ]
机构
[1] Univ Toledo, Dept Elect Engn & Comp Sci, Toledo, OH 43606 USA
来源
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2013年
关键词
SRAM;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The wide use of Field Programmable Gate Arrays (FPGAs) in critical applications including, military and airborne applications require fault free operation of the FPGA. In FPGAs, faults can occur in the memory resources, logic blocks, or the interconnects. In this paper, memory faults including Stuck-at, Transition, Address Decoder, Incorrect Read, Deceptive Read Destructive, and Data Retention Faults are analyzed using an optimized March C-algorithm. In order to evaluate the effectiveness of this algorithm, a novel Built-in Self Test (BIST) technique to test the embedded SRAM memory of the FPGA is proposed. The proposed technique reduces the test time by approximately half as compared to previously published schemes. The FPGA is modeled in VHDL at the equivalent gate level and the simulations results are generated using ModelSim.
引用
收藏
页码:473 / 476
页数:4
相关论文
共 50 条
[11]   New configuration memory cells for FPGA in nano-scaled CMOS technology [J].
Mazreah, Arash Azizi ;
Shalmani, Mohammad T. Manzuri .
MICROELECTRONICS JOURNAL, 2011, 42 (11) :1187-1207
[12]   Neutron-Irradiation Testing of FPGA-Embedded Hadron Fluence Sensors [J].
Giordano, R. ;
Tortone, G. ;
Vincenzi, D. ;
Loffredo, F. ;
Quarto, M. ;
Pestotnik, R. ;
Lozar, A. ;
Seljak, A. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2023, 70 (05) :774-781
[13]   Design of Soft Error Tolerance Technique for FPGA Based Soft core Processors [J].
Safarulla, Ishan M. ;
Manilal, Karthika .
2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, :1036-1040
[14]   ME-TCAM: Memory-Efficient Ternary Content Addressable Memory Based on Multipumping-Enabled LUTRAM on FPGA [J].
Shi, Zilin ;
Yang, Hui ;
Liu, Rulin ;
Yan, Jinli ;
Qiao, Peng ;
Wang, Baosheng .
2020 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND HUMAN-COMPUTER INTERACTION (ICHCI 2020), 2020, :38-42
[15]   A Memory Reliability Enhancement Technique for Multi Bit Upsets [J].
Chabot, Alexandre ;
Alouani, Ihsen ;
Nouacer, Reda ;
Niar, Smail .
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (04) :439-459
[16]   Accelerated Updating Mechanisms for FPGA-Based Ternary Content-Addressable Memory [J].
Irfan, Muhammad ;
Ullah, Zahid ;
Sanka, Abdurrashid I. ;
Cheung, Ray C. C. .
IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (02) :37-40
[17]   The Optimization of Aging-aware 8T SRAM for FPGA Configuration Memory [J].
Li, Yifei ;
Zhou, Yuxin ;
Shu, Yuhao ;
Chen, Hongyu ;
Ha, Yajun .
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[18]   Novel modified memory built in self-repair (MMBISR) for SRAM using hybrid redundancy-analysis technique [J].
Pundir, Aditya Kumar Singh .
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (06) :836-842
[19]   Investigating the Effect of Electromagnetic Fault Injections on the Configuration Memory of SRAM-based FPGA Devices [J].
Proulx, Alexandre ;
Thibodeau, Jacob ;
Bourgault, Bastien ;
Chouinard, Jean-Yves ;
Miled, Amine ;
Fortier, Paul .
2023 IEEE PHYSICAL ASSURANCE AND INSPECTION OF ELECTRONICS, PAINE, 2023, :164-170
[20]   A statistical technique to measure the proportion of MBU's in SEE testing [J].
Chugg, A. M. ;
Moutrie, M. J. ;
Burnell, A. J. ;
Jones, R. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) :3139-3144