A high-efficiency fully digital synchronous buck converter power delivery system based on a finite-state machine

被引：13
作者：
Kang, DW [1 ]
Kim, YB
Doyle, JT
机构：
[1] Natl Semicond Corp, Longmont, CO 80501 USA
[2] Univ Utah, Salt Lake City, UT 84112 USA
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2006年 / 14卷 / 03期
关键词：
adaptive voltage scaling; digital switcher; high yield; low-power dissipation;
D O I：
10.1109/TVLSI.2006.871764
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A fully digital, self-adjusting, and high-efficiency power supply system has been developed based on a finite-state machine (FSM) control scheme. The system dynamically monitors circuit performance with a delay line and provides a substantially constant minimum supply voltage for digital processors to properly operate at a given frequency. In addition, the system adjusts the supply voltage to the required minimum under different process, voltage, and temperature and load conditions. The design issues of the fully digital power delivery system are discussed and addressed. This digital FSM scheme significantly reduces the complexity of control-loop implementation (<1800 gates) and power consumption (< 100 mu W at 1.2 V) compared to other approaches based on proportional-integral-differential control. The power delivery control system is fabricated in a 0.13-mu m CMOS process and its core die size is 160 X 110 mu m(2).
引用
收藏
页码：229 / 240
页数：12
相关论文
共 10 条
[1]   Impact of extrinsic and intrinsic parameter fluctuations on CMOS circuit performance [J].
Bowman, KA ;
Tang, XH ;
Eble, JC ;
Meindl, JD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (08) :1186-1193
[2]   Design issues for dynamic voltage scaling [J].
Burd, TD ;
Brodersen, RW .
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, :9-14
[3]  
Chandrakasan A, 1996, 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, P347, DOI 10.1109/LPE.1996.547537
[4]  
CONSOLI A, 1999, P POW EL SPEC C, P60
[5]  
KANG DW, 2003, THESIS NE U BOSTON M
[6]   An efficient digital sliding controller for adaptive power supply regulation [J].
Kim, JH ;
Horowitz, M .
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, :133-136
[7]   Variable supply-voltage scheme for low-power high-speed CMOS digital design [J].
Kuroda, T ;
Suzuki, K ;
Mita, S ;
Fujita, T ;
Yamane, F ;
Sano, F ;
Chiba, A ;
Watanabe, Y ;
Matsuda, K ;
Maeda, T ;
Sakurai, T ;
Furuyama, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) :454-462
[8]  
Nielsen L. S., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P391, DOI 10.1109/92.335008
[9]   A VOLTAGE REDUCTION TECHNIQUE FOR BATTERY-OPERATED SYSTEMS [J].
VONKAENEL, V ;
MACKEN, P ;
DEGRAUWE, MGR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) :1136-1140
[10]   A fully digital, energy-efficient, adaptive power-supply regulator [J].
Wei, GY ;
Horowitz, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (04) :520-528
1