Evidence of two distinct degradation mechanisms from temperature dependence of negative bias stressing of the ultrathin gate p-MOSFET

被引:29
作者
Ang, DS [1 ]
Wang, S
Ling, CH
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore
关键词
activation energy; Arrhenius equation; hole trapping; negative-bias temperature instability (NBTI); oxynitride; tunneling;
D O I
10.1109/LED.2005.859673
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A detailed investigation of the negative-bias temperature instability (NBTI) of the ultrathin nitrided gate p-MOSFET over a wide temperature range reveals two different activation energies, indicating the coexistence of two distinct degradation mechanisms. One mechanism is linked to the incorporation of nitrogen while the other is the classical mechanism responsible for the degradation of conventional SiO2 gate devices. Eliminating the contribution of the former consistently yields an Arrhenius plot that matches excellently with that obtained through direct measurement Of SiO2 gate devices. This finding shows that heavy nitridation or, in the extreme case, the adoption Of Si3N4/SiOx. gate stack does not change the nature of the classical NBTI mechanism but introduces a new degradation mechanism of an order-of-magnitude lower activation energy, which dominates over typical operating temperature range. This new mechanism is related to the spontaneous trapping of positive charges at nitrogen-related precursor sites near the Si-SiO2 interface.
引用
收藏
页码:906 / 908
页数:3
相关论文
共 13 条
[1]   Evidence for two distinct positive trapped charge components in NBTI stressed p-MOSFETs employing ultrathin CVD silicon nitride gate dielectric [J].
Ang, DS ;
Pey, KL .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (09) :637-639
[2]   MECHANISM OF NEGATIVE-BIAS-TEMPERATURE INSTABILITY [J].
BLAT, CE ;
NICOLLIAN, EH ;
POINDEXTER, EH .
JOURNAL OF APPLIED PHYSICS, 1991, 69 (03) :1712-1720
[3]   A novel and direct determination of the interface traps in sub-100nm CMOS devices with direct tunneling regime (12∼16A) gate oxide [J].
Chung, SS ;
Chen, SJ ;
Yang, CK ;
Cheng, SM ;
Lin, SH ;
Sheng, YC ;
Lin, HS ;
Hung, KT ;
Wu, DY ;
Yew, TR ;
Chien, SC ;
Liou, FT ;
Wen, F .
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, :74-75
[4]   The role of nitrogen-related defects in high-k dielectric oxides:: Density-functional studies -: art. no. 053704 [J].
Gavartin, JL ;
Shluger, AL ;
Foster, AS ;
Bersuker, GI .
JOURNAL OF APPLIED PHYSICS, 2005, 97 (05)
[5]  
HOUSSA M, 2005, APPL PHYS LETT, V86
[6]  
Huard V, 2003, INT REL PHY, P178
[7]   NEGATIVE BIAS STRESS OF MOS DEVICES AT HIGH ELECTRIC-FIELDS AND DEGRADATION OF MNOS DEVICES [J].
JEPPSON, KO ;
SVENSSON, CM .
JOURNAL OF APPLIED PHYSICS, 1977, 48 (05) :2004-2014
[8]   NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10-μm gate CMOS generation [J].
Kimizuka, N ;
Yamaguchi, K ;
Imai, K ;
Iizuka, T ;
Liu, CT ;
Keller, RC ;
Horiuchi, T .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :92-93
[9]   Effects of post-deposition anneal on the electrical properties of Si3N4 gate dielectric [J].
Lin, WH ;
Pey, KL ;
Dong, Z ;
Choi, SYM ;
Zhou, MS ;
Ang, TC ;
Ang, CH ;
Lau, WS ;
Ye, JH .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (03) :124-126
[10]  
MITANI Y, 2003, P SSDM C, P16