Efficient random number generator using novel modulo 2n-2k-1 adder for RNS

被引:0
作者
Shaji, Devika K. [1 ]
Jacob, Vinodkumar [1 ]
机构
[1] MA Coll Engn, Elect & Commun Engn, Kothamangalam, India
来源
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT) | 2016年
关键词
modulo adder; RNS; random numbers; cryptography; twice carry correction; VLSI IMPLEMENTATION; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Modulo adder is the key component in the residue number system. In this paper a novel modulo 2(n)-2(k)-1 adder is designed and implemented to generate random numbers for use in cryptographic applications. The modulus used in this paper is of the form 2(n)-2(k)-1 (1 <= k <= n-2), which is best suitable for multichannel RNS processing. The modulo 2(n)-2(k)-1 adder is divided into four modules the pre processing, the carry generation, the carry modification and the sum calculation module. In the proposed modulo 2(n)-2(k)-1 adder, twice carry correction technique is used which reduces area and delay compared with same type of modulo adder with traditional structure.
引用
收藏
页码:1659 / 1663
页数:5
相关论文
共 12 条
[1]   A VLSI IMPLEMENTATION OF RESIDUE ADDERS [J].
BAYOUMI, MA ;
JULLIEN, GA ;
MILLER, WC .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (03) :284-288
[2]   VLSI IMPLEMENTATION OF RESIDUE ADDERS BASED ON BINARY ADDERS [J].
DUGDALE, M .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (05) :325-329
[3]   High-speed and reduced-area modular adder structures for RNS [J].
Hiasat, AA .
IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (01) :84-89
[4]  
James F., 1990, COMPUTER PHYS COMMUN, V60
[5]  
Katti R.S., IEEE INT S CIRC SYST
[6]  
Li CC, 2005, Proceedings of the ISCA 20th International Conference on Computers and Their Applications, P13
[7]  
Luby M. G., 1996, PSEUDORANDOMNESS CRY
[8]   Arithmetic units for RNS moduli {2n-3} and {2n+3} operations [J].
Matutino, Pedro Miguens ;
Chaves, Ricardo ;
Sousa, Leonel .
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, :243-246
[9]  
Patel RA, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P95
[10]   DESIGN OF RESIDUE GENERATORS AND MULTIOPERAND MODULAR ADDERS USING CARRY-SAVE ADDERS [J].
PIESTRAK, SJ .
IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (01) :68-77