共 12 条
[1]
A VLSI IMPLEMENTATION OF RESIDUE ADDERS
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1987, 34 (03)
:284-288
[2]
VLSI IMPLEMENTATION OF RESIDUE ADDERS BASED ON BINARY ADDERS
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
1992, 39 (05)
:325-329
[4]
James F., 1990, COMPUTER PHYS COMMUN, V60
[5]
Katti R.S., IEEE INT S CIRC SYST
[6]
Li CC, 2005, Proceedings of the ISCA 20th International Conference on Computers and Their Applications, P13
[7]
Luby M. G., 1996, PSEUDORANDOMNESS CRY
[8]
Arithmetic units for RNS moduli {2n-3} and {2n+3} operations
[J].
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS,
2010,
:243-246
[9]
Patel RA, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P95