SLC-Based Optical Interconnect for Computing Systems

被引:1
作者
Nakagawa, Shigeru [1 ]
Taira, Yoichi [1 ]
Numata, Hidetoshi [1 ]
Kobayashi, Kaoru [2 ]
Terada, Kenji [2 ]
Tsukada, Yutaka [2 ]
机构
[1] IBM Corp, Tokyo Res Lab, 1623-14 Shimotsuruma, Kanagawa 2428502, Japan
[2] Kyocera SLC Technol Corp, Shiga 5202362, Japan
来源
IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN | 2008年
关键词
D O I
10.1109/VPWJ.2008.4762191
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The performance increase of computing systems is hindered by the power dissipated by the system. Multi-core systems enable the performance increase under such power-constrained environment with high-level interconnection of power-efficient processing elements. High-density and high-bandwidth interconnects are crucial for such systems, and optical interconnects promise to provide the required features, such as data rate, channel density, power dissipation. In this paper, we have demonstrated a high-density, chip-based optical interconnect exploiting a waveguide-integrated surface laminar circuit (SLC) board. A build-up polymer waveguide layer is formed on a SLC, and optical and electrical chips constructing optical interconnects are flip-chip mounted on the SLC much like low-cost electrical packaging using printed circuit boards. Assembled optical interconnect transmitter and receiver have demonstrated 10 Gbps operations.
引用
收藏
页码:13 / +
页数:3
相关论文
共 6 条
[1]  
ANAN T, 2008, OPT FIB COMM C SAN D
[2]   High-efficiency, high-speed VCSELs with 35Gbit/s error-free operation [J].
Chang, Y.-C. ;
Wang, C. S. ;
Coldren, L. A. .
ELECTRONICS LETTERS, 2007, 43 (19) :1022-1024
[3]  
DOANY FE, 2008, P 58 EL COMP TECHN C
[4]   A 100-mW 4 x 10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects [J].
Kromer, C ;
Sialm, G ;
Berger, C ;
Morf, T ;
Schmatz, ML ;
Ellinger, F ;
Erni, D ;
Bona, GL ;
Jäckel, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2667-2679
[5]  
NAKAGAWA S, 2008, OPT FIB COMM C SAN D
[6]  
SCHOW CL, 2008, OPT FIB COMM C SAN D