Extracting the K-most Critical Paths in Multi-corner Multi-mode for Fast Static Timing Analysis

被引:0
|
作者
Oh, Deok-Keun [1 ]
Jin, Myeoung-Woo [1 ]
Kim, Ju-Ho [1 ]
机构
[1] Sogang Univ, Dept Comp Sci & Engn, Seoul 04107, South Korea
关键词
Process variation; critical path; static timing analysis; path pruning; MCMM; EFFICIENT; ALGORITHM;
D O I
10.5573/JSTS.2016.16.6.771
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Detecting a set of longest paths is one of the crucial steps in static timing analysis and optimization. Recently, the process variation during manufacturing affects performance of the circuit design due to nanometer feature size. Measuring the performance of a circuit prior to its fabrication requires a considerable amount of computation time because it requires multi-corner and multi-mode analysis with process variations. An efficient algorithm of detecting the K-most critical paths in multi-corner multi-mode static timing analysis (MCMM STA) is proposed in this paper. The ISCAS'85 benchmark suite using a 32 nm technology is applied to verify the proposed method. The proposed K-most critical paths detection method reduces about 25% of computation time on average.
引用
收藏
页码:771 / 780
页数:10
相关论文
共 25 条
  • [1] A Unified Multi-Corner Multi-Mode Static Timing Analysis Engine
    Nian, Jing-Jia
    Tsai, Shih-Heng
    Huang, Chung-Yang
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 655 - 660
  • [2] EFFICIENT ALGORITHMS FOR EXTRACTING THE K-MOST CRITICAL PATHS IN TIMING ANALYSIS
    YEN, SHC
    DU, DHC
    GHANTA, S
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 649 - 654
  • [3] Clock Tree Resynthesis for Multi-Corner Multi-Mode Timing Closure
    Roy, Subhendu
    Mattheakis, Pavlos M.
    Masse-Navette, Laurent
    Pan, David Z.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (04) : 589 - 602
  • [4] K-Critical Path Search Based Multi corner Multi mode Static Timing Analysis
    Oh, Deokkeun
    Park, Eunsuk
    Jin, Myeoungwoo
    Kim, Juho
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 212 - 213
  • [5] Multi-bit Flip-flop Generation Considering Multi-corner Multi-mode Timing Constraint
    Lee, Taehee
    Yi, JongWon
    Yang, Joon-Sung
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 782 - 785
  • [6] LP-Based Multi-Mode Multi-Corner Clock Skew Optimization
    Lung, Chiao-Ling
    Hsiao, Hai-Chi
    Zeng, Zi-Yi
    Chang, Shih-Chieh
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 335 - 338
  • [7] Useful Clock Skew Optimization under A Multi-corner Multi-mode Design Framework
    Shen, Weixiang
    Cai, Yici
    Chen, Wei
    Lu, Yongqiang
    Zhou, Qiang
    Hu, Jiang
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 62 - 68
  • [8] Utilization of Relieved Corners from Multi-corner Libraries in Deterministic Static Timing Analysis
    Kwon, Hyun-Jeong
    Kim, Young Hwan
    2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [9] A Semi-Formal Min-Cost Buffer Insertion Technique Considering Multi-Mode Multi-Corner Timing Constraints
    Tsai, Shih-Heng
    Li, Man-Yu
    Huang, Chung-Yang
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 505 - 510
  • [10] FACT: Fast and Accurate Multi-Corner Predictor for Timing Closure in Commercial EDA Flows
    Xu, Jiajie
    Han, Ziyue
    Jin, Leilei
    Wu, Shiyang
    Yan, Hao
    Shi, Longxing
    PROCEEDINGS OF THE 2024 ACM/IEEE INTERNATIONAL SYMPOSIUM ON MACHINE LEARNING FOR CAD, MLCAD 2024, 2024,