Thermal analysis of a chip on board (COB)

被引:0
作者
DeMoerloose, J
Temmerman, W
机构
来源
THIRTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 1997 | 1997年
关键词
D O I
10.1109/STHERM.1997.566788
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
While solving many of today's chip interconnection problems, MCM technology presents major challenges with respect to thermal compatibility. The high power dissipation on a very limited area in many cases forces additional cooling measures such as thermal vias and heat sinks. Whether such measures should be applied or not and, if so, where to apply them, are just some of the questions that have to be answered in the design process. Fortunately, new tools are coming to the aid of the designer. Current CFD software has evolved in such a way that a detailed simulation of a single chip on the scale of a module is no longer beyond out reach, In this paper we present a set of simulations (using the CFD software FLOTHERM) that were performed on a typical chip-on-board implementation of a clock function for a broadband line-board. Junction temperatures are calculated for different types of heat sinks. In the second part of the paper, some experiments on a thermal test module are described and the thermal resistance of each chip was determined for different MCM-L thermal technologies.
引用
收藏
页码:112 / 118
页数:7
相关论文
empty
未找到相关数据