Interconnect-driven short-circuit power modeling

被引:5
作者
Eckerbert, D [1 ]
Larsson-Edefors, P [1 ]
机构
[1] Linkoping Univ, Dept Phys & Measurement Technol, SE-58183 Linkoping, Sweden
来源
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS | 2001年
关键词
D O I
10.1109/DSD.2001.952353
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Early and accurate power estimation has become very important to meet the power budget in modern electronics design. In order to achieve early figures on power consumption,functional units have been modeled as black boxes and their respective power consumption has been modeled as a function of signal activity on inputs and outputs. Interconnects, and the associated load capacitances, are accounted for by simply adding the switching power consumption of the interconnect to the estimated power consumption of the functional unit driving the interconnect. Thus, the effects of load capacitance on short-circuit power in the functional units are not considered. The purpose of the present paper is two-fold. first, we put some focus on and review the effects that load capacitance has on short-circuit power Secondly, we present two methods for interconnect-driven estimation of short-circuit power in state-of-the-art electronics design.
引用
收藏
页码:414 / 421
页数:8
相关论文
共 10 条
[1]  
Alvandpour A, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V, P465
[2]  
[Anonymous], 1992, CIRCUIT DESIGN CMOS
[3]  
Bisdounis L, 1996, 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, P189, DOI 10.1109/LPE.1996.547504
[4]   Clustered table-based macromodels for RTL power estimation [J].
Corgnati, R ;
Macii, E ;
Poncino, M .
NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, :354-357
[5]  
ECKERBERT D, 2001, P 2001 IEEE INT S CI
[6]   CMOS CIRCUIT SPEED AND BUFFER OPTIMIZATION [J].
HEDENSTIERNA, N ;
JEPPSON, KO .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (02) :270-281
[7]   Effective capacitance macro-modelling for architectural-level power estimation [J].
Khellah, MM ;
Elmasry, MI .
PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, :414-419
[8]   Analysis and future trend of short-circuit power [J].
Nose, K ;
Sakurai, T .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (09) :1023-1030
[9]   ALPHA-POWER LAW MOSFET MODEL AND ITS APPLICATIONS TO CMOS INVERTER DELAY AND OTHER FORMULAS [J].
SAKURAI, T ;
NEWTON, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) :584-594