A 6GS/s, 4-bit receiver analog-to-digital converter with embedded DFE

被引：0

作者：

Varzaghani, A ^{[1
]}

Yang, CKK ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Los Angeles, CA 90095 USA

来源：

2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2005年

关键词：

analog-to-digital converter; decision-feedback-equalizer; code-overlapping; signal-to-noise ratio; pipeline; resolution and CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 4-bit 6GS/s A/D converter is designed for a serial-link receiver and features an embedded adjustable one-tap DFE. Feedback-delay is relaxed through applying DFE to a 10-way interleaved pipelined architecture. Code-overlapping is used to remove residual ISI. Measured performance at 6GS/s shows 22.5dB of low-frequency input SNDR. DFE tap-coefficient is adjustable from 0 to 0.25 with 6-bits of programmable weight. The 1.8x1.6mm(2) chip is fabricated in 0.18 mu m CMOS technology and consumes 780mW at 1.8V power-supply.

引用

页码：322 / 325

页数：4

共 50 条

[31] A 1-MS/S 16-BIT ANALOG-TO-DIGITAL CONVERTER
IMAMURA, M
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1990, 39 (01) : 66 - 70
[32] A 4.8 GS/s 5-bit ADC-Based Receiver With Embedded DFE for Signal Equalization
Varzaghani, Aida
Yang, Chih-Kong Ken
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) : 901 - 915
[33] A 1 GS/s 6-bit Time-Based Analog-to-Digital Converter (T-ADC) for Front-End Receivers
Hassan, Ali H.
Ali, Ahmed
Ismail, M. Wagih
Refky, Mohamed
Ismail, Yehea
Mostafa, Hassan
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1605 - 1608
[34] A 6-bit 500-Ms/s digital self-calibrated pipelined analog-to-digital converter
Chen, YH
Lee, TC
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 98 - 101
[35] Fast Switch Bootstrapping for GS/s High-Resolution Analog-to-Digital Converter
Ramkaj, Athanasios
Tavernier, Filip
Steyaert, Michiel
2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 73 - 76
[36] A wideband calibration-free 1.5-GS/s 8-bit analog-to-digital converter with low latency
Fan Jiang
Danyu Wu
Lei Zhou
Yinkun Huang
Jin Wu
Zhi Jin
Xinyu Liu
Analog Integrated Circuits and Signal Processing, 2014, 81 : 341 - 348
[37] A wideband calibration-free 1.5-GS/s 8-bit analog-to-digital converter with low latency
Jiang, Fan
Wu, Danyu
Zhou, Lei
Huang, Yinkun
Wu, Jin
Jin, Zhi
Liu, Xinyu
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 81 (01) : 341 - 348
[38] A passive acceleration sensor with mechanical 6 bit memory and mechanical analog-to-digital converter
Schmitt, Philip
Hoffmann, Martin
MICRO AND NANO ENGINEERING, 2022, 15
[39] 16-Bit sigma delta analog-to-digital converter
Anon
IEEE Signal Processing Magazine, 2001, 18 (01)
[40] THE DESIGN OF AN 8-BIT FOLDING ANALOG-TO-DIGITAL CONVERTER
VANDEPLASSCHE, R
BALTUS, P
PHILIPS JOURNAL OF RESEARCH, 1987, 42 (5-6) : 482 - 509

← 1 2 3 4 5 →