FPGA-based real time controller for high order correction in EDIFISE

被引:2
|
作者
Rodriguez-Ramos, L. F. [1 ]
Chulani, H. [1 ]
Martin, Y. [1 ]
Dorta, T. [1 ]
Alonso, A. [1 ]
Fuensalida, J. J. [1 ]
机构
[1] Inst Astrofis Canarias, E-38200 San Cristobal la Laguna, Tenerife, Spain
来源
ADAPTIVE OPTICS SYSTEMS III | 2012年 / 8447卷
关键词
Adaptive Optics; FPGA; real time controller; wavefront sensor; deformable mirror; SYSTEM;
D O I
10.1117/12.925352
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
EDIFISE is a technology demonstrator instrument developed at the Institute of Astrophysics of the Canary Islands (IAC), intended to explore the feasibility of combining Adaptive Optics with attenuated optical fibers in order to obtain high spatial resolution spectra at the surroundings of a star, as an alternative to coronagraphy. A simplified version with only tip tilt correction has been tested at the OGS telescope in Observatorio del Teide (Canary islands, Spain) and a complete version is intended to be tested at the OGS and at the WHT telescope in Observatorio del Roque de los Muchachos, (Canary Islands, Spain). This paper describes the FPGA-based real time control of the High Order unit, responsible of the computation of the actuation values of a 97-actuactor deformable mirror (11x11) with the information provided by a configurable wavefront sensor of up to 16x16 subpupils at 500 Hz (128x128 pixels). The reconfigurable logic hardware will allow both zonal and modal control approaches, will full access to select which mode loops should be closed and with a number of utilities for influence matrix and open loop response measurements. The system has been designed in a modular way to allow for easy upgrade to faster frame rates (1500 Hz) and bigger wavefront sensors (240x240 pixels), accepting also several interfaces from the WFS and towards the mirror driver. The FPGA-based (Field Programmable Gate Array) real time controller provides bias and flat-fielding corrections, subpupil slopes to modal matrix computation for up to 97 modes, independent servo loop controllers for each mode with user control for independent loop opening or closing, mode to actuator matrix computation and non-common path aberration correction capability. It also provides full housekeeping control via UPD/IP for matrix reloading and full system data logging.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] FPGA Based Real Time Video Distortion Correction
    Yavuz, Erkan
    Ozsarac, Ismail
    Karakus, Fatih
    2013 21ST SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2013,
  • [32] FPGA-based hardware/firmware co-design for real-time radiometric correction onboard microsatellite
    Ghelamallah, Youcef
    Rachedi, Azzeddine
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2024, 21 (05)
  • [33] FPGA-based real-time imaging system for spaceborne SAR
    Guo, Meng
    Jian, Fangjun
    Zhang, Qin
    Xu, Bin
    Wang, Zhensong
    Han, Chengde
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2007, 44 (03): : 497 - 502
  • [34] Heterogeneous FPGA-based System for Real-Time Drowsiness Detection
    Migali, Andrea
    Spagnolo, Fanny
    Corsonello, Pasquale
    PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 77 - 80
  • [35] A New FPGA-Based Task Scheduler for Real-Time Systems
    Kohutka, Lukas
    Mach, Jan
    ELECTRONICS, 2023, 12 (08)
  • [36] FPGA-Based Real-Time Electromagnetic Transient Simulation of Substation
    Zhang, Bingda
    Chen, Xiong
    PROCEEDINGS OF THE 2015 INTERNATIONAL POWER, ELECTRONICS AND MATERIALS ENGINEERING CONFERENCE, 2015, 17 : 259 - 265
  • [37] An FPGA-Based Real-Time Moving Object Tracking Approach
    Chen, Wenjie
    Ma, Yangyang
    Chai, Zhilei
    Chen, Mingsong
    He, Daojing
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2017, 2017, 10393 : 65 - 80
  • [38] FPGA-based real time video stitching method for video surveillance
    Yin, Xiaoqing
    Li, Weili
    Liu, Yu
    Wang, Bin
    Zhang, Maojun
    OPTIK, 2015, 126 (21): : 2804 - 2808
  • [39] A Real-Time FPGA-based Solution for Binary Image Thinning
    Davalle, Daniele
    Carnevale, Berardino
    Saponara, Sergio
    Fanucci, Luca
    Terreni, Pierangelo
    APPLICATIONS IN ELECTRONICS PERVADING INDUSTRY, ENVIRONMENT AND SOCIETY, APPLEPIES 2014, 2016, 351 : 169 - 174
  • [40] FPGA-Based CNN for Real-Time UAV Tracking and Detection
    Hobden, Peter
    Srivastava, Saket
    Nurellari, Edmond
    FRONTIERS IN SPACE TECHNOLOGIES, 2022, 3