FPGA-based real time controller for high order correction in EDIFISE

被引:2
|
作者
Rodriguez-Ramos, L. F. [1 ]
Chulani, H. [1 ]
Martin, Y. [1 ]
Dorta, T. [1 ]
Alonso, A. [1 ]
Fuensalida, J. J. [1 ]
机构
[1] Inst Astrofis Canarias, E-38200 San Cristobal la Laguna, Tenerife, Spain
来源
ADAPTIVE OPTICS SYSTEMS III | 2012年 / 8447卷
关键词
Adaptive Optics; FPGA; real time controller; wavefront sensor; deformable mirror; SYSTEM;
D O I
10.1117/12.925352
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
EDIFISE is a technology demonstrator instrument developed at the Institute of Astrophysics of the Canary Islands (IAC), intended to explore the feasibility of combining Adaptive Optics with attenuated optical fibers in order to obtain high spatial resolution spectra at the surroundings of a star, as an alternative to coronagraphy. A simplified version with only tip tilt correction has been tested at the OGS telescope in Observatorio del Teide (Canary islands, Spain) and a complete version is intended to be tested at the OGS and at the WHT telescope in Observatorio del Roque de los Muchachos, (Canary Islands, Spain). This paper describes the FPGA-based real time control of the High Order unit, responsible of the computation of the actuation values of a 97-actuactor deformable mirror (11x11) with the information provided by a configurable wavefront sensor of up to 16x16 subpupils at 500 Hz (128x128 pixels). The reconfigurable logic hardware will allow both zonal and modal control approaches, will full access to select which mode loops should be closed and with a number of utilities for influence matrix and open loop response measurements. The system has been designed in a modular way to allow for easy upgrade to faster frame rates (1500 Hz) and bigger wavefront sensors (240x240 pixels), accepting also several interfaces from the WFS and towards the mirror driver. The FPGA-based (Field Programmable Gate Array) real time controller provides bias and flat-fielding corrections, subpupil slopes to modal matrix computation for up to 97 modes, independent servo loop controllers for each mode with user control for independent loop opening or closing, mode to actuator matrix computation and non-common path aberration correction capability. It also provides full housekeeping control via UPD/IP for matrix reloading and full system data logging.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] FPGA-based real-time remote monitoring system
    Mendoza-Jasso, J
    Ornelas-Vargas, G
    Castañeda-Miranda, R
    Ventura-Ramos, E
    Zepeda-Garrido, A
    Herrera-Ruiz, G
    COMPUTERS AND ELECTRONICS IN AGRICULTURE, 2005, 49 (02) : 272 - 285
  • [22] Development of a FPGA-Based Real-Time Simulation System
    Oliveira, Yago F.
    La-Gatta, Filipe A.
    Ferreira, Rodrigo A. F.
    Rodrigues, Marcio C. B. P.
    2019 IEEE 15TH BRAZILIAN POWER ELECTRONICS CONFERENCE AND 5TH IEEE SOUTHERN POWER ELECTRONICS CONFERENCE (COBEP/SPEC), 2019,
  • [23] The Design of FPGA-Based Real Time Intrusion Detection NIC
    Cheng, Bingyuan
    Qiu, Kaijin
    Yang, Zuyong
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS II, PTS 1-3, 2011, 58-60 : 2585 - 2591
  • [24] An FPGA-Based MPSoC for Real-Time ECG Analysis
    El Mimouni, El Hassan
    Karim, Mohammed
    Amarouch, Mohamed-Yassine
    PROCEEDINGS OF 2015 THIRD IEEE WORLD CONFERENCE ON COMPLEX SYSTEMS (WCCS), 2015,
  • [25] FPGA-based motion controller using CAN
    Oh, Byung Yun
    Cho, Jung Uk
    Le, Ngoc Quy
    Kwon, Key Ho
    Jeon, Jae Wook
    2007 INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS, VOLS 1-6, 2007, : 345 - 350
  • [26] FPGA-based torque controller of a synchronous machine
    Naouar, MW
    Monmasson, E
    Slama-Belkhodja, I
    2004 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), VOLS. 1- 3, 2004, : 9 - 14
  • [27] Real-Time Localization of Epileptogenic Foci EEG Signals: An FPGA-Based Implementation
    Frances-Villora, Jose V.
    Bataller-Mompean, Manuel
    Mjahad, Azeddine
    Rosado-Munoz, Alfredo
    Gutierrez Martin, Antonio
    Teruel-Marti, Vicent
    Villanueva, Vicente
    Hampel, Kevin G.
    Guerrero-Martinez, Juan F.
    APPLIED SCIENCES-BASEL, 2020, 10 (03):
  • [28] An FPGA-based on-chip system for real-time single pixel imaging
    Zhang, Hongyu
    Xu, Lijun
    Xie, Heng
    Cao, Zhang
    2021 IEEE INTERNATIONAL CONFERENCE ON IMAGING SYSTEMS AND TECHNIQUES (IST), 2021,
  • [29] Design of an FPGA-Based High-Quality Real-Time Autonomous Dehazing System
    Lee, Seungmin
    Ngo, Dat
    Kang, Bongsoon
    REMOTE SENSING, 2022, 14 (08)
  • [30] Real-time high-definition image display controller based on FPGA
    Liu, YL
    Zhang, XF
    Zhang, G
    ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 6734 - 6737