FPGA-based real time controller for high order correction in EDIFISE

被引:2
|
作者
Rodriguez-Ramos, L. F. [1 ]
Chulani, H. [1 ]
Martin, Y. [1 ]
Dorta, T. [1 ]
Alonso, A. [1 ]
Fuensalida, J. J. [1 ]
机构
[1] Inst Astrofis Canarias, E-38200 San Cristobal la Laguna, Tenerife, Spain
来源
ADAPTIVE OPTICS SYSTEMS III | 2012年 / 8447卷
关键词
Adaptive Optics; FPGA; real time controller; wavefront sensor; deformable mirror; SYSTEM;
D O I
10.1117/12.925352
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
EDIFISE is a technology demonstrator instrument developed at the Institute of Astrophysics of the Canary Islands (IAC), intended to explore the feasibility of combining Adaptive Optics with attenuated optical fibers in order to obtain high spatial resolution spectra at the surroundings of a star, as an alternative to coronagraphy. A simplified version with only tip tilt correction has been tested at the OGS telescope in Observatorio del Teide (Canary islands, Spain) and a complete version is intended to be tested at the OGS and at the WHT telescope in Observatorio del Roque de los Muchachos, (Canary Islands, Spain). This paper describes the FPGA-based real time control of the High Order unit, responsible of the computation of the actuation values of a 97-actuactor deformable mirror (11x11) with the information provided by a configurable wavefront sensor of up to 16x16 subpupils at 500 Hz (128x128 pixels). The reconfigurable logic hardware will allow both zonal and modal control approaches, will full access to select which mode loops should be closed and with a number of utilities for influence matrix and open loop response measurements. The system has been designed in a modular way to allow for easy upgrade to faster frame rates (1500 Hz) and bigger wavefront sensors (240x240 pixels), accepting also several interfaces from the WFS and towards the mirror driver. The FPGA-based (Field Programmable Gate Array) real time controller provides bias and flat-fielding corrections, subpupil slopes to modal matrix computation for up to 97 modes, independent servo loop controllers for each mode with user control for independent loop opening or closing, mode to actuator matrix computation and non-common path aberration correction capability. It also provides full housekeeping control via UPD/IP for matrix reloading and full system data logging.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] FPGA-based real time implementation of MPPT-controller for photovoltaic systems
    Mellit, A.
    Rezzouk, H.
    Messai, A.
    Medjahed, B.
    RENEWABLE ENERGY, 2011, 36 (05) : 1652 - 1661
  • [2] FPGA-Based Motion Controller with Real-time Look-ahead Function
    Lin, Ming-Tzong
    Yau, Hong-Tzong
    Nien, Hao-Wei
    Tsai, Meng-Shiun
    2008 IEEE/ASME INTERNATIONAL CONFERENCE ON ADVANCED INTELLIGENT MECHATRONICS, VOLS 1-3, 2008, : 1406 - +
  • [3] FPGA-based implementation of a real time photovoltaic module simulator
    Mekki, H.
    Mellit, A.
    Kalogirou, S. A.
    Messai, A.
    Furlan, G.
    PROGRESS IN PHOTOVOLTAICS, 2010, 18 (02): : 115 - 127
  • [4] An FPGA-based Real-time Simulator for HIL Testing of Modular Multilevel Converter Controller
    Li, Wei
    Gregoire, Luc-Andre
    Souvanlasy, Sisounthone
    Belanger, Jean
    2014 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2014, : 2088 - 2094
  • [5] Design and implementation of real-time NURBS interpolator using a FPGA-based motion controller
    Yau, HT
    Lin, MT
    Chan, YT
    Yuan, KC
    2005 IEEE International Conference on Mechatronics, 2005, : 56 - 61
  • [6] Real time Orthorectification by FPGA-based Hardware Acceleration
    Kuo, David
    Gordon, Don
    IMAGE AND SIGNAL PROCESSING FOR REMOTE SENSING XVI, 2010, 7830
  • [7] An FPGA-Based Real-Time Event Sampler
    Penneman, Niels
    Perneel, Luc
    Timmerman, Martin
    De Sutter, Bjorn
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 364 - +
  • [8] FPGA-Based Platform for Real-Time Internet
    Wielgosz, Maciej
    Panggabean, Mauritz
    Chilwan, Ameen
    Ronningen, Leif Arne
    2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING SECURITY TECHNOLOGIES (EST), 2012, : 131 - 134
  • [9] FPGA-Based advanced real traffic light controller system design
    El-Medany, W. M.
    Hussain, M. R.
    IDAACS 2007: PROCEEDINGS OF THE 4TH IEEE WORKSHOP ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2007, : 100 - 105
  • [10] An FPGA-based Real-Time Nonuniformity Correction System for Infrared Focal Plane Arrays
    Redlich, Rodolfo
    Carvajal, Gonzalo
    Figueroa, Miguel
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 202 - 208