Optimization of integrated circuits using an artificial intelligence algorithm

被引：1

作者：

Vural, Revna Acar ^{[1
]}

Yildirim, Tulay ^{[1
]}

机构：

[1] Yildiz Tech Univ, Elect & Commun Engn Dept, Istanbul, Turkey

来源：

PRIME: 2008 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/RME.2008.4595713

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Generating the optimized solution for obtaining a particular combination of design criteria is very affordable and time consuming. Optimization algorithms should carry out optimization process with high accuracy in a short time. An artificial intelligence algorithm that does not require complex equations and long simulation time for optimization of circuit topologies would be developed. Due to simple structure and fast response time, particle swarm intelligence algorithm is an ideal candidate as an optimizer. Algorithm would be trained with a data set consists of transistor dimensions and performance measurements, in other words algorithm would learn the circuit topology with all nonidealities and nonlinear occasions. Once trained, algorithm would not calculate complex circuit equations again and again; so faster response of optimization result would be obtained.

引用

页码：13 / 15

页数：3

共 14 条

[1] Optimal circuit design for low power CMOS GSI [J].

Bhavnagarwala, AJ ;

De, VK ;

Austin, B ;

Meindl, JD .

NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, :313-316

[2] A SURVEY OF OPTIMIZATION TECHNIQUES FOR INTEGRATED-CIRCUIT DESIGN [J].

BRAYTON, RK ;

HACHTEL, GD ;

SANGIOVANNIVINCENTELLI, AL .

PROCEEDINGS OF THE IEEE, 1981, 69 (10) :1334-1362

[3] The particle swarm - Explosion, stability, and convergence in a multidimensional complex space [J].

Clerc, M ;

Kennedy, J .

IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2002, 6 (01) :58-73

[4]

HERSHENSON M, 2000, APPL COMPUTATIONAL C, V2

[5]

KALINLI A, 2004, LNCS, V3329, P42

[6]

Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968

[7]

Kiink T., 2002, P IEEE C EV COMP, P1474

[8]

KRUISKAMP W, 1995, DES AUT CON, P433

[9] A modular current-mode classifier circuit for template matching application [J].

Liu, BD ;

Chen, CY ;

Tsao, JY .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (02) :145-151

[10]

Mouser C.R., 2005, ANZIAM J, V46, pc89, DOI DOI 10.1007/3-540-27528-2

← 1 2 →