Micromachined CMOS LNA and VCO by CMOS-compatible ICP deep trench technology

被引:79
作者
Wang, T [1 ]
Chen, HC
Chiu, HW
Lin, YS
Huang, GW
Lu, SS
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[3] Natl Chi Nan Univ, Dept Elect Engn, Puli 545, Taiwan
[4] Natl Nano Device Labs, Hsinchu 300, Taiwan
关键词
complementary metal-oxide-semiconductor (CMOS); inductively coupled plasma (ICP); low-noise amplifier (LNA); voltage-controlled oscillator (VCO);
D O I
10.1109/TMTT.2005.862715
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Selective removal of the silicon underneath the inductors in RF integrated circuits based on inductively coupled plasma (ICP) deep trench technology is demonstrated by a complementary metal-oxide-semiconductor (CMOS) 5-GHz low-noise amplifier (LNA) and a 4-GHz voltage-controlled oscillator (VCO). Design principles of a multistandard LNA with flat and low noise figures (NFs) within a specific frequency range are also presented. A 2-dB increase in peak gain (from 21 to 23 dB) and a 0.5-dB (from 2.28 to 1.78 dB) decrease in minimum NF are achieved in the LNA while a 3-dB suppression of phase noise is obtained in the VCO after the ICP backside dry etching. These results show that the CMOS-process-compatible backside ICP etching technique is very promising for system-on-a-chip applications.
引用
收藏
页码:580 / 588
页数:9
相关论文
共 22 条
[1]   An ultra-wideband CMOS LNA for 3.1 to 10.6GHz wireless receivers [J].
Bevilacqua, A ;
Niknejad, AM .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :382-383
[2]  
Bouras I, 2003, ISSCC DIG TECH PAP I, V46, P352
[3]   Spiral inductors and transmission lines in silicon technology using copper-damascene interconnects and low-loss substrates [J].
Burghartz, JN ;
Edelstein, DC ;
Jenkins, KA ;
Kwark, YH .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1997, 45 (10) :1961-1968
[4]   A 1-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18-μm CMOS [J].
Cassan, DJ ;
Long, JR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) :427-435
[5]   LARGE SUSPENDED INDUCTORS ON SILICON AND THEIR USE IN A 2-MU-M CMOS RF AMPLIFIER [J].
CHANG, JYC ;
ABIDI, AA ;
GAITAN, M .
IEEE ELECTRON DEVICE LETTERS, 1993, 14 (05) :246-248
[6]   Spiral inductors on si p/p+ substrates with resonant frequency of 20 GHz [J].
Kim, HS ;
Zheng, DW ;
Becker, AJ ;
Xie, YH .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (06) :275-277
[7]  
Kim TY, 2003, IEEE RAD FREQ INTEGR, P93, DOI 10.1109/RFIC.2003.1213901
[8]   Micromachined high-Q inductors in a 0.18-μm copper interconnect low-K dielectric CMOS process [J].
Lakdawala, H ;
Zhu, X ;
Luo, H ;
Santhanam, S ;
Carley, LR ;
Fedder, GK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) :394-403
[9]   A simple systematic procedure of si-based spiral inductor design [J].
Lee, CY ;
Chen, TS ;
Kao, CH ;
Der-Sheng, J ;
Yen, CC ;
Lee, YK ;
Kuo, JC ;
Chang, JF ;
Huang, GW ;
Chen, KM ;
Duh, TS .
2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, :619-622
[10]   5-GHz CMOS radio transceiver front-end chipset [J].
Liu, TP ;
Westerwick, E .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) :1927-1933