Reliability Analysis and Comparison of Implication and Reprogrammable Logic Gates in Magnetic Tunnel Junction Logic Circuits

被引:24
|
作者
Mahmoudi, Hiwa [1 ]
Windbacher, Thomas [1 ]
Sverdlov, Viktor [1 ]
Selberherr, Siegfried [1 ]
机构
[1] Vienna Univ Technol, Inst Microelect, A-1040 Vienna, Austria
基金
欧洲研究理事会;
关键词
Fan-out; logic-in-memory; magnetic tunnel junction (MTJ); material implication ( IMP); non-volatile logic; spin-transfer torque (STT); SPIN-LOGIC; COMPUTATION; PROPOSAL; DEVICES;
D O I
10.1109/TMAG.2013.2278683
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Non-volatile logic is a promising solution to overcome the leakage power issue which has become an important obstacle to scaling of CMOS technology. Magnetic tunnel junction (MTJ)-based logic has a great potential, because of the non-volatility, unlimited endurance, CMOS compatibility, and fast switching speed of the MTJ devices. Recently, by direct communication between spin-transfer-torque-operated MTJs, several realizations of intrinsic logic-in-memory circuits have been demonstrated for which the MTJ devices are used simultaneously as memory and computing elements. Here, we present a reliability analysis of the MTJ-based logic operations and show that the reliability is an essential prerequisite of these MTJ-based logic circuits. It is demonstrated that for given MTJ device characteristics, the implication logic architecture, a new kind of logic based on material implication, significantly improves the reliability of the MTJ-based logic as compared to the reprogrammable logic architecture which is based on the conventional Boolean logic operations AND, OR, etc. Implementing the implication gates in spin-transfer torque magnetic random access memory arrays provides pure electrical read/write and logic operations and also allows fan-out to multiple outputs.
引用
收藏
页码:5620 / 5628
页数:9
相关论文
共 50 条
  • [1] Reliability-Based Optimization of Spin-Transfer Torque Magnetic Tunnel Junction Implication Logic Gates
    Mahmoudi, H.
    Windbacher, Th.
    Sverdlov, V.
    Selberherr, S.
    FUNCTIONAL NANOMATERIALS AND DEVICES VII, 2014, 854 : 89 - 95
  • [2] Comparative Analysis of Hybrid Magnetic Tunnel Junction and CMOS Logic Circuits
    Almasi, Darya
    Homayoun, Houman
    Salmani, Hassan
    Mahmoodi, Hamid
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 259 - 264
  • [3] The universal magnetic tunnel junction logic gates representing 16 binary Boolean logic operations
    Lee, Junwoo
    Suh, Dong Ik
    Park, Wanjun
    JOURNAL OF APPLIED PHYSICS, 2015, 117 (17)
  • [4] Design and Applications of Magnetic Tunnel Junction Based Logic Circuits
    Mahmoudi, Hiwa
    Windbacher, Thomas
    Sverdlov, Viktor
    Selberherr, Siegfried
    2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, : 157 - 160
  • [5] Pure Magnetic Logic Circuits: A Reliability Analysis
    Jamshidi, Vahid
    Fazeli, Mahdi
    IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (10)
  • [6] Design and Performance Evaluation of Magnetic Tunnel Junction Based Logic Circuits
    Nisar, Arshid
    Khanday, Farooq A.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 361 - 365
  • [7] Complementary Magnetic Tunnel Junction Logic
    Friedman, Joseph S.
    Sahakian, Alan V.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (04) : 1207 - 1210
  • [8] RELIABILITY ANALYSIS OF LOGIC CIRCUITS
    DESMARAIS, P
    KRIEGER, M
    IEEE TRANSACTIONS ON RELIABILITY, 1975, R 24 (01) : 46 - 52
  • [9] Reliability Analysis of Logic Circuits
    Choudhury, Mihir R.
    Mohanram, Kartik
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (03) : 392 - 405
  • [10] Computational analysis and comparison of reversible gates for design and test of logic circuits
    Gaur, H. M.
    Singh, A. K.
    Mohan, A.
    Pradhan, D. K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (11) : 1679 - 1693