共 50 条
- [43] System-level identification of transcriptional circuits underlying mammalian circadian clocks Nature Genetics, 2005, 37 : 187 - 192
- [45] Automated System-Level Test Development for Mixed-Signal Circuits Analog Integrated Circuits and Signal Processing, 2003, 35 : 169 - 178
- [47] LNA Automatic Synthesis and Characterization for Accurate RF System-Level Simulation 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 938 - 941
- [48] Latchup-like failure of power-rail ESD clamp circuits in CMOS integrated circuits under system-level ESD test 2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 828 - 831
- [49] BIST testability enhancement of system-level circuits: Experience with an industrial design PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 219 - 224