System-level analysis of RF transceiver integrated circuits

被引:0
|
作者
Donnay, S [1 ]
Gielen, G [1 ]
Leuven, KU [1 ]
机构
[1] IMEC VZW, DESICS, B-3001 Heverlee, Belgium
关键词
D O I
10.1109/SSMSD.1999.768587
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a systematic top-down design methodology it is important to perform a careful high-level architectural design before proceeding with the detailed block-level design. For the high-level design of transceiver front-ends there is a lack of behavioral system-level simulation tools, which are both fast and accurate enough to allow the exploration of system-level tradeoffs. In this paper a novel system-level behavioral simulation methodology is presented, based on a frequency-domain representation of stochastic processes. The simulations are performed with a dedicated frequency-domain simulation algorithm that processes modulated input power spectra. The power spectral distribution at every node in the circuit is calculated in a very efficient way to enable fast and accurate system-level exploration. One of the most critical aspects of this simulation methodology--nonlinear distortion-will be discussed in detail in this paper. The developed methodology is illustrated with the system-level analysis of a real design example.
引用
收藏
页码:37 / 42
页数:6
相关论文
共 50 条
  • [41] Hierarchical modeling, optimization, and synthesis for system-level analog and RF designs
    Rutenbar, Rob A.
    Gielen, Georges G. E.
    Roychowdhury, Jaijeet
    PROCEEDINGS OF THE IEEE, 2007, 95 (03) : 640 - 669
  • [42] System-level identification of transcriptional circuits underlying mammalian circadian clocks
    Ueda, HR
    Hayashi, S
    Chen, WB
    Sano, M
    Machida, M
    Shigeyoshi, Y
    Iino, M
    Hashimoto, S
    NATURE GENETICS, 2005, 37 (02) : 187 - 192
  • [43] System-level identification of transcriptional circuits underlying mammalian circadian clocks
    Hiroki R Ueda
    Satoko Hayashi
    Wenbin Chen
    Motoaki Sano
    Masayuki Machida
    Yasufumi Shigeyoshi
    Masamitsu Iino
    Seiichi Hashimoto
    Nature Genetics, 2005, 37 : 187 - 192
  • [44] Automated system-level test development for mixed-signal circuits
    Ozev, S
    Orailoglu, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (2-3) : 169 - 178
  • [45] Automated System-Level Test Development for Mixed-Signal Circuits
    Sule Ozev
    Alex Orailoglu
    Analog Integrated Circuits and Signal Processing, 2003, 35 : 169 - 178
  • [46] System-level study on impulse-radio integration-and-fire (IRIF) transceiver
    Kianpour, Iman
    Hussain, Bilal
    Mendonca, Helio S.
    Tavares, Vitor G.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 112
  • [47] LNA Automatic Synthesis and Characterization for Accurate RF System-Level Simulation
    Haghighitalab, Delaram
    Vasilevski, Michel
    Aboushady, Hassan
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 938 - 941
  • [48] Latchup-like failure of power-rail ESD clamp circuits in CMOS integrated circuits under system-level ESD test
    Ker, Ming-Dou
    Yen, Cheng-Cheng
    2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 828 - 831
  • [49] BIST testability enhancement of system-level circuits: Experience with an industrial design
    Lai, KW
    Papachristou, CA
    PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 219 - 224
  • [50] System-Level Modeling Methodology of ESD Cable Discharge to Ethernet Transceiver Through Magnetics
    Gan, Yingjie
    Xu, Xiaoying
    Maghlakelidze, Giorgi
    Yang, Suyu
    Huang, Wei
    Seol, ByongSu
    Pommerenke, David
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2016, 58 (05) : 1407 - 1416