System-level analysis of RF transceiver integrated circuits

被引:0
|
作者
Donnay, S [1 ]
Gielen, G [1 ]
Leuven, KU [1 ]
机构
[1] IMEC VZW, DESICS, B-3001 Heverlee, Belgium
关键词
D O I
10.1109/SSMSD.1999.768587
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a systematic top-down design methodology it is important to perform a careful high-level architectural design before proceeding with the detailed block-level design. For the high-level design of transceiver front-ends there is a lack of behavioral system-level simulation tools, which are both fast and accurate enough to allow the exploration of system-level tradeoffs. In this paper a novel system-level behavioral simulation methodology is presented, based on a frequency-domain representation of stochastic processes. The simulations are performed with a dedicated frequency-domain simulation algorithm that processes modulated input power spectra. The power spectral distribution at every node in the circuit is calculated in a very efficient way to enable fast and accurate system-level exploration. One of the most critical aspects of this simulation methodology--nonlinear distortion-will be discussed in detail in this paper. The developed methodology is illustrated with the system-level analysis of a real design example.
引用
收藏
页码:37 / 42
页数:6
相关论文
共 50 条
  • [21] Contract-Based System-Level Composition of Analog Circuits
    Sun, Xuening
    Nuzzo, Pierluigi
    Wu, Chang-Ching
    Sangiovanni-Vincentelli, Alberto
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 605 - 610
  • [22] Early Evaluation of ESD Robustness of RF ICs on System-Level
    Scholz, Mirko
    zur Nieden, Friedrich
    2021 43RD ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2021,
  • [23] A frequency relaxation approach for Analog/RF system-level simulation
    Li, X
    Xu, Y
    Li, P
    Gopalakrishnan, P
    Pileggi, LT
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 842 - 847
  • [24] System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs
    Nandakumar, Vivek S.
    Marek-Sadowska, Malgorzata
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [25] An integrated RF transceiver for DECT application
    Cosentino, S
    Filoramo, P
    Granata, A
    Marletta, M
    Martino, G
    Pelleriti, R
    Torrisi, F
    Paparo, M
    Cosentino, G
    Vita, P
    Palmisano, G
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) : 443 - 449
  • [26] Process Optimization based on the Multi-chip RF Integrated Circuits in System Level Packaging
    Wen, Xiaoxia
    Hao, Le
    Zhang, Yanfei
    Gong, Xueqin
    Liu, Yuantao
    2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
  • [27] An integrated RF transceiver for DECT application
    Cosentino, S
    Filoramo, P
    Granata, A
    Marletta, M
    Martino, G
    Pelleriti, R
    Torrisi, F
    Paparo, M
    Cosentino, G
    Vita, P
    Palmisano, G
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 519 - 522
  • [28] System-level time-domain behavioral modeling for a mobile WiMax transceiver
    He, Jie
    Yang, Jun Seok
    Kim, Yongsup
    Kim, Austin S.
    BMAS 2006: Proceedings of the 2006 IEEE International Behavioral Modeling and Simulation Workshop, 2006, : 138 - 143
  • [29] Low-power integrated CMOS RF transceiver circuits for short-range applications
    Deen, M. Jamal
    El-Desouki, Munir M.
    Jafari, Hamed M.
    Asgaran, Saman
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1226 - 1231
  • [30] INTEGRATED MMU, CACHE RAISE SYSTEM-LEVEL ISSUES
    IACOBOVICI, S
    BARON, M
    COMPUTER DESIGN, 1987, 26 (10): : 75 - 79