System-level analysis of RF transceiver integrated circuits

被引:0
|
作者
Donnay, S [1 ]
Gielen, G [1 ]
Leuven, KU [1 ]
机构
[1] IMEC VZW, DESICS, B-3001 Heverlee, Belgium
关键词
D O I
10.1109/SSMSD.1999.768587
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a systematic top-down design methodology it is important to perform a careful high-level architectural design before proceeding with the detailed block-level design. For the high-level design of transceiver front-ends there is a lack of behavioral system-level simulation tools, which are both fast and accurate enough to allow the exploration of system-level tradeoffs. In this paper a novel system-level behavioral simulation methodology is presented, based on a frequency-domain representation of stochastic processes. The simulations are performed with a dedicated frequency-domain simulation algorithm that processes modulated input power spectra. The power spectral distribution at every node in the circuit is calculated in a very efficient way to enable fast and accurate system-level exploration. One of the most critical aspects of this simulation methodology--nonlinear distortion-will be discussed in detail in this paper. The developed methodology is illustrated with the system-level analysis of a real design example.
引用
收藏
页码:37 / 42
页数:6
相关论文
共 50 条
  • [1] A frequency separation macromodel for system-level simulation of RF circuits
    Xin, L
    Peng, L
    Yang, X
    Dimaggio, R
    Pileggi, L
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 891 - 896
  • [2] System-level integrated circuits for phased array antenna applications
    Shalkhauser, KA
    Windyka, JA
    Dening, DC
    Fithian, MJ
    1996 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 1996, : 1593 - 1596
  • [3] Analog and RF circuit macromodels for system-level analysis
    Li, X
    Li, P
    Xu, Y
    Pileggi, LT
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 478 - 483
  • [4] System-level performance evaluation of three-dimensional integrated circuits
    Rahman, A
    Reif, R
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (06) : 671 - 678
  • [5] Methodology for Improved Event-Driven System-Level Simulation of an RF Transceiver Subsystem for Wireless SoCs
    Speicher, Fabian
    Beyerstedt, Christoph
    Scholl, Markus
    Saalfeld, Tobias
    Bonehi, Vahid
    Schrey, Moritz
    Wunderlich, Ralf
    Heinen, Stefan
    2018 13TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2018), 2018,
  • [6] System-Level ESD-Induced Voltage Fluctuation to the Power of Integrated Circuits on System Board
    Lee, Jian-Hsing
    Nidhi, Karuna
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (06) : 1883 - 1889
  • [7] An algorithm for synthesis of system-level interface circuits
    Chung, KS
    Gupta, RK
    Liu, CL
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 442 - 447
  • [8] System-Level Characterization of RF Systems on a Chip
    da Silva, Marcus
    Vanden Bossche, Marc
    IEEE MICROWAVE MAGAZINE, 2025, 26 (04)
  • [9] System-Level Cost Analysis and Design Exploration for Three-Dimensional Integrated Circuits (3D ICs)
    Dong, Xiangyu
    Xie, Yuan
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 234 - 241
  • [10] An Event-Driven System-Level Noise Analysis Methodology for RF Systems
    Beyerstedt, Christoph
    Meier, Jonas
    Speicher, Fabian
    Wunderlich, Ralf
    Heinen, Stefan
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 380 - 385