A high-performance VLSI architecture for advanced encryption standard (AES) algorithm

被引：0
|
作者：
Kosaraju, NM [1 ]
Varanasi, M [1 ]
Mohanty, SP [1 ]
机构：
[1] Univ S Florida, Tampa, FL 33613 USA
来源：
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2005年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we present a high-performance, high throughput, and area efficient architecture for the VLSI implementation of the AES algorithm. The subkeys, required for each round of the Rijndael algorithm, are generated in real-time by the key-scheduler module by expanding the initial secret key, thus reducing the amount of storage for buffering. Moreover, pipelining is used after each standard round to enhance the throughput. A prototype chip implemented using 0.35 mu CMOS technology resulted in a throughput of 232Mbps for iterative architecture and 1.83Gbps for pipelining architecture.
引用
收藏
页码：481 / 484
页数：4
相关论文
共 50 条
  • [41] A novel pipelined threads architecture for AES encryption algorithm
    Alam, M
    Badawy, W
    Jullien, G
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, : 296 - 302
  • [42] Architecture design and hardware implementation of AES encryption algorithm
    Wei, Hongling
    Li, Hongyan
    Chen, Mingying
    2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020), 2020, : 1611 - 1614
  • [43] VLSI architecture and FPGA implementation of ice encryption algorithm
    Fournaris, AP
    Sklavos, N
    Koufopavlou, O
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 88 - 91
  • [44] Internet of things for smart manufacturing based on advanced encryption standard (AES) algorithm with chaotic system
    Huo, Xiaoyan
    Wang, Xuemei
    RESULTS IN ENGINEERING, 2023, 20
  • [45] A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields
    Mozaffari-Kermani, Mehran
    Reyhani-Masoleh, Arash
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (01) : 85 - 91
  • [46] VLSI FOR HIGH-PERFORMANCE GRAPHIC CONTROL UTILIZING MULTIPROCESSOR ARCHITECTURE
    KATSURA, K
    MAEJIMA, H
    MINORIKAWA, K
    YONEZAWA, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) : 2232 - 2237
  • [47] High-performance adaptive GPS attitude determination VLSI architecture
    Stefatos, EF
    Arslan, T
    2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, 2004, : 233 - 238
  • [48] Design of DNA-based Advanced Encryption Standard (AES)
    Sabry, Mona
    Hashem, Mohamed
    Nazmy, Taymoor
    Khalifa, Mohamed Essam
    2015 IEEE SEVENTH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND INFORMATION SYSTEMS (ICICIS), 2015, : 390 - 397
  • [49] A high-performance VLSI architecture for maps criterion motion estimation
    Shieh, MD
    Sheu, MH
    Hsu, YC
    Sheu, JL
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1221 - 1224
  • [50] Detecting and locating faults in VLSI implementations of the advanced encryption standard
    Bertoni, G
    Breveglieri, L
    Koren, I
    Maistri, P
    Piuri, V
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 105 - 113
12345