Independent gate skewed logic in double-gate SOI technology

被引：7

作者：

Cakici, T ^{[1
]}

Mahmoodi, H ^{[1
]}

Mukhopadhyay, S ^{[1
]}

Roy, K ^{[1
]}

机构：

[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA

来源：

2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/SOI.2005.1563543

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：83 / 84

页数：2

共 5 条

[1]

Cabral C, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P184

[2] Extremely scaled silicon nano-CMOS devices [J].

Chang, LL ;

Choi, YK ;

Ha, DW ;

Ranade, P ;

Xiong, SY ;

Bokor, J ;

Hu, CM ;

King, TJ .

PROCEEDINGS OF THE IEEE, 2003, 91 (11) :1860-1873

[3] Improved independent gate N-type FinFET fabrication and characterization [J].

Fried, DM ;

Duster, JS ;

Kornegay, KT .

IEEE ELECTRON DEVICE LETTERS, 2003, 24 (09) :592-594

[4] CMOS vertical multiple independent Gate Field Effect Transistor (MIGHT) [J].

Mathew, L ;

Du, Y ;

Thean, AVY ;

Sadd, M ;

Vandooren, A ;

Parker, C ;

Stephens, T ;

Mora, R ;

Rai, R ;

Zavala, M ;

Sing, D ;

Kalpat, S ;

Hughes, J ;

Shimer, R ;

Jallepalli, S ;

Workman, G ;

Zhang, W ;

Fossum, JG ;

White, BE ;

Nguyen, BY ;

Mogab, J .

2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, :187-189

[5]

*SYN INC, TAUR DS

← 1 →