A New Decomposition Algorithm for Threshold Synthesis and Generalization of Boolean Functions

被引:35
作者
Subirats, Jose L. [1 ]
Jerez, Jose M. [1 ]
Franco, Leonardo [1 ]
机构
[1] Univ Malaga, Dept Lenguajes & Ciencias Computac, E-29071 Malaga, Spain
关键词
Circuit complexity; generalization; linear reparability; logic synthesis; threshold networks;
D O I
10.1109/TCSI.2008.923432
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new algorithm for obtaining efficient architectures composed of threshold gates that implement arbitrary Boolean functions is introduced. The method reduces the complexity of a given target function by splitting the function according to the variable with the highest influence. The procedure is iteratively applied until a set of threshold functions is obtained, leading to reduced depth architectures, in which the obtained threshold functions form the nodes and a AND or OR function is the output of the architecture. The algorithm is tested on a large set of benchmark functions and the results compared to previous existing solutions, showing a considerable reduction on the number of gates and levels of the obtained architectures. An extension of the method for partially defined functions is also introduced and the generalization ability of the method is analyzed.
引用
收藏
页码:3188 / 3196
页数:9
相关论文
共 43 条
[1]   A COMPARISON STUDY OF BINARY FEEDFORWARD NEURAL NETWORKS AND DIGITAL CIRCUITS [J].
ANDREE, HMA ;
BARKEMA, GT ;
LOURENS, W ;
TAAL, A ;
VERMEULEN, JC .
NEURAL NETWORKS, 1993, 6 (06) :785-790
[2]  
[Anonymous], NEURAL COMPUT
[3]  
[Anonymous], THRESHOLD LOGIC SYNT
[4]  
[Anonymous], 1992, SIS SYSTEM SEQUENTIA
[5]  
Ashenhurst R., 1957, P INT S THEOR SWITCH, P74
[6]  
Avedillo MJ, 2004, PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, P624
[7]   VLSI implementations of threshold logic - A comprehensive survey [J].
Beiu, V ;
Quintana, JM ;
Avedillo, MJ .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (05) :1217-1243
[8]   On the circuit complexity of sigmoid feedforward neural networks [J].
Beiu, V ;
Taylor, JG .
NEURAL NETWORKS, 1996, 9 (07) :1155-1171
[9]  
BERKELAAR M, 1997, LP SOLVE SOLVER MIXE
[10]   Programmable neural logic [J].
Bohossian, V ;
Hasler, P ;
Bruck, J .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (04) :346-351