Automated formal analysis of temporal properties of Ladder programs

被引:1
作者
Lourenco, Claudio Belo [1 ]
Cousineau, Denis [2 ]
Faissole, Florian [2 ]
Marche, Claude [1 ]
Mentre, David [2 ]
Inoue, Hiroaki [3 ]
机构
[1] Univ Paris Saclay, LMF, INRIA, CNRS, F-91190 Gif Sur Yvette, France
[2] Mitsubishi Elect R&D Ctr Europe, Rennes, France
[3] Mitsubishi Electr Corp, Amagasaki, Hyogo, Japan
关键词
Ladder language for programming PLCs; Timing charts; Formal specification; Deductive verification; Why3; environment; VERIFICATION;
D O I
10.1007/s10009-022-00680-0
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Programmable Logic Controllers are industrial digital computers used as automation controllers in manufacturing processes. The Ladder language is a programming language used to develop software for such controllers. In this work, we consider the description of the expected behaviour of a Ladder program under the form of a timing chart, describing a scenario of execution. Our aim is to prove that the given Ladder program conforms to the expected temporal behaviour given by such a timing chart. Our approach amounts to translating the Ladder code, together with the timing chart, into a program for the Why3 environment for deductive program verification. The verification proceeds with the generation of verification conditions: mathematical formulas to be checked valid using automated theorem provers. The ultimate goal is twofold. On the one hand, by obtaining a complete proof, one verifies the conformity of the Ladder code with respect to the timing chart with a high degree of confidence. On the other hand, in the case the proof is not fully completed, one obtains a counterexample, illustrating a possible execution scenario of the Ladder code which does not conform to the timing chart.
引用
收藏
页码:977 / 997
页数:21
相关论文
共 31 条
[21]   Static versus Dynamic Verification in Why3, Frama-C and SPARK 2014 [J].
Kosmatov, Nikolai ;
Marche, Claude ;
Moy, Yannick ;
Signoles, Julien .
LEVERAGING APPLICATIONS OF FORMAL METHODS, VERIFICATION AND VALIDATION: FOUNDATIONAL TECHNIQUES, PT I, 2016, 9952 :461-478
[22]   Automated Verification of Temporal Properties of Ladder Programs [J].
Lourenco, Claudio Belo ;
Cousineau, Denis ;
Faissole, Florian ;
Marche, Claude ;
Mentre, David ;
Inoue, Hiroaki .
FORMAL METHODS FOR INDUSTRIAL CRITICAL SYSTEMS, FMICS 2021, 2021, 12863 :21-38
[23]  
Mitsubishi Electric Corporation, 2016, MELSEC IQ F FX5 CPU
[24]  
Mitsubishi Electric Corporation, 2016, MELSEC IQ R SAF FUNC
[25]  
Mitsubishi Electric Corporation, 2016, MITS I MELSEC IQ R S
[26]   An overview of model checking practices on verification of PLC software [J].
Ovatman, Tolga ;
Aral, Atakan ;
Polat, Davut ;
Unver, Ali Osman .
SOFTWARE AND SYSTEMS MODELING, 2016, 15 (04) :937-960
[27]  
Ramanathan Ramakrishnan, 2014, 2014 World Automation Congress (WAC), P598, DOI 10.1109/WAC.2014.6936062
[28]  
Ray S.C., 2015, ELSEVIER, DOI 10.1016/C2014-0-02615-9
[29]  
Roques A, 2009, PLANTUML STANDARD LI
[30]  
Stouls N., 2011, RES REPORT