Automated formal analysis of temporal properties of Ladder programs

被引:1
作者
Lourenco, Claudio Belo [1 ]
Cousineau, Denis [2 ]
Faissole, Florian [2 ]
Marche, Claude [1 ]
Mentre, David [2 ]
Inoue, Hiroaki [3 ]
机构
[1] Univ Paris Saclay, LMF, INRIA, CNRS, F-91190 Gif Sur Yvette, France
[2] Mitsubishi Elect R&D Ctr Europe, Rennes, France
[3] Mitsubishi Electr Corp, Amagasaki, Hyogo, Japan
关键词
Ladder language for programming PLCs; Timing charts; Formal specification; Deductive verification; Why3; environment; VERIFICATION;
D O I
10.1007/s10009-022-00680-0
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Programmable Logic Controllers are industrial digital computers used as automation controllers in manufacturing processes. The Ladder language is a programming language used to develop software for such controllers. In this work, we consider the description of the expected behaviour of a Ladder program under the form of a timing chart, describing a scenario of execution. Our aim is to prove that the given Ladder program conforms to the expected temporal behaviour given by such a timing chart. Our approach amounts to translating the Ladder code, together with the timing chart, into a program for the Why3 environment for deductive program verification. The verification proceeds with the generation of verification conditions: mathematical formulas to be checked valid using automated theorem provers. The ultimate goal is twofold. On the one hand, by obtaining a complete proof, one verifies the conformity of the Ladder code with respect to the timing chart with a high degree of confidence. On the other hand, in the case the proof is not fully completed, one obtains a counterexample, illustrating a possible execution scenario of the Ladder code which does not conform to the timing chart.
引用
收藏
页码:977 / 997
页数:21
相关论文
共 31 条
[11]   Formal Verification of Safety PLC Based Control Software [J].
Darvas, Daniel ;
Majzik, Istvan ;
Vinuela, Enrique Blanco .
INTEGRATED FORMAL METHODS (IFM 2016), 2016, 9681 :508-522
[12]   Z3: An efficient SMT solver [J].
de Moura, Leonardo ;
Bjorner, Nikolaj .
TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 2008, 4963 :337-340
[13]  
DeOliveira S., 2015, JFLA VINGT SIXIEMES
[14]   AutomationML - the glue for seamless Automation Engineering [J].
Drath, Rainer ;
Lueder, Arndt ;
Peschke, Joern ;
Hundt, Lorenz .
2008 IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, PROCEEDINGS, 2008, :616-+
[15]  
Fehnker A, 2009, LECT NOTES COMPUT SC, V5404, P267
[16]  
Filliatre Jean-Christophe, 2020, Leveraging Applications of Formal Methods, Verification and Validation. Verification. Principles. 9th International Symposium on Leveraging Applications of Formal Methods, ISoLA 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12476), P122, DOI 10.1007/978-3-030-61362-4_7
[17]  
Filliâtre JC, 2007, LECT NOTES COMPUT SC, V4590, P173
[18]  
Filliâtre JC, 2013, LECT NOTES COMPUT SC, V7792, P125, DOI 10.1007/978-3-642-37036-6_8
[19]  
Jeannet B, 2009, LECT NOTES COMPUT SC, V5643, P661, DOI 10.1007/978-3-642-02658-4_52
[20]  
John W., 2015, BUILDING HIGH INTEGR