Low Power Switch Mode Power Supply with High Operating Speed Employed with Efficient MTCMOS Technique

被引:0
|
作者
Gupta, Gajendra [1 ]
Mohanty, Sumit [1 ]
Akashe, Shyam [2 ]
机构
[1] ITM Univ, ECED, Gwalior, India
[2] ITM Univ, ECE, Gwalior, India
来源
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES | 2020年 / 15卷 / 1-2期
关键词
SMPS; delay; High frequency (H.F); multi threshold voltage; CMOS Technology;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the field of electronic circuit design it is very necessary that the circuit should perform with the higher efficiency and the there should not be much delay in the circuit while operating in the tool like cadence virtuoso etc. So in this paper we are designing a new SMPS employing with the efficient power and leakage reduction technique that is MTCMOS. In the conventional circuit the Noise and leakage of the circuit is little bit high and the size and weight of the transformer is also large as compare to the proposed circuit but when we are employing the high frequency (HF) transformer the size and weight of the main transformer has reduced. Now in this paper by employing the reduction technique that MTCMOS all the parameter like Noise and leakage has been reduced up to 1.006 V/sqrt Hz and 10.18pA respectively. And the efficiency of this current paper has been improved up to 94.5 %. The 45 nm technologies are employed for the complete recreation of the proposed work at cadence virtuoso tool. And 0.7v power is supplied for enhanced design.
引用
收藏
页码:137 / 149
页数:13
相关论文
共 50 条
  • [41] Ultra Low Power and High Speed Electronic Circuits Using Double Gate Tunnel Field Effect Transistor
    Ch. Pavan Kumar
    K. Sivani
    Journal of The Institution of Engineers (India): Series B, 2025, 106 (2) : 713 - 733
  • [42] Design of a Two-Step Low-Power and High-Speed CMOS Flash ADC Architecture
    Kumar, Sumit
    Ch, Nagesh
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [43] Ultra Low-Power High-Speed Single-Bit Hybrid Full Adder Circuit
    Kumar, Manoj
    Baghel, R. K.
    2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,
  • [44] Low Power High Speed Full Adder Cell with XOR/XNOR Logic Gates in 90nmTechnology
    Manikannan, G.
    Mahendran, K.
    Prabakaran, P.
    2017 INTERNATIONAL CONFERENCE ON TECHNICAL ADVANCEMENTS IN COMPUTERS AND COMMUNICATIONS (ICTACC), 2017, : 61 - 65
  • [45] Development and Optimization of a Penta-Magnetic Tunnel Junction Circuit Integrated with Hybrid Transmission Gate Logic for Efficient Low-Power and High-Speed Performance
    Raju, S. Shanmuga
    Paulchamy, B.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2024, 19 (12)
  • [46] High Speed Low Power 64-Bit Comparator Designed Using Current Comparison Based Domino Logic
    Manikandan, A.
    Ajayan, J.
    Arasan, C. Kavin
    Karthick, S.
    Vivek, K.
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 155 - 161
  • [47] Design of a High Speed, Low Power Synchronously Clocked NOR-based JK Flip-Flop using Modified GDI Technique in 45nm Technology
    Dhar, Krishnendu
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 600 - 606
  • [48] Reduction of Kickback Noise in a High-Speed, Low-Power Domino Logic-Based Clocked Regenerative Comparator
    Dastagiri, N. Bala
    Kishore, K. Hari
    Kumar, G. Vinit
    Reddy, M. Janga
    ICCCE 2018, 2019, 500 : 439 - 447
  • [49] LSHIM: Low-Power and Small-Area Inexact Multiplier for High-Speed Error-Resilient Applications
    Izadi, Azin
    Jamshidi, Vahid
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2025, 15 (01) : 94 - 104
  • [50] A 0.1 to 2.7-GHz SOI SP8T antenna switch adopting body self-adapting bias technique for low-loss high-power applications
    Zhang, Zhihao
    Zhang, Gary
    Yu, Kai
    Lin, Junming
    Liu, Zuhua
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (04) : 827 - 841