共 50 条
- [33] The Method Of Low Power, High Performance And Area Efficient Address Decoder Design For SRAM 2020 IEEE 40TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2020, : 276 - 279
- [34] Design of Low Power High Speed Full Adder Cell with XOR/XNOR Logic Gates 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 565 - 570
- [35] Mapping of Five input Wallace tree using Cadence Tool for Low Power, Low area and High Speed 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 304 - 310
- [36] Design of a Low Power, High Speed, Energy Efficient Full Adder Using Modified GDI and MVT Scheme in 45nm Technology 2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 36 - 41
- [39] Modified Current Regulator for High-Power Traction Motor with Low Sampling Frequency to Operating Frequency Ratio 2019 22ND INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS 2019), 2019, : 5709 - 5714