共 50 条
- [4] A Low-Power 65-nm ASIC Implementation of Background Subtraction 2014 10TH INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION TECHNOLOGY (IIT), 2014, : 71 - 74
- [5] A Low-power 50-GHz LC-VCO in a 65-nm CMOS Technology 2015 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), VOLS 1-3, 2015,
- [6] Low-power Comparator in 65-nm CMOS with reduced delay time 23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 736 - 739
- [8] A 65-nm low-power high-linearity ΣΔ ADC for audio applications Science China Information Sciences, 2014, 57 : 1 - 7
- [9] A Low-Power ΣΔ ADC Optimized for GSM/EDGE Standard in 65-nm CMOS 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1109 - 1112