DFT for delay fault testing of high-performance digital circuits

被引：7
|
作者：
Chatterjee, B
Sachdev, M
Keshavarzi, A
机构：
[1] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N21 3G1, Canada
[2] Intel Corp, Microproc Res Labs, Portland, OR USA
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2004年 / 21卷 / 03期
关键词：
D O I：
10.1109/MDT.2004.10
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Timing-only parametric defects are a major source of failures and test escapes in modern ICs. A DFT technique using compound domino logic gates with footer transistors uncovers these hard-to-detect defects with minimal performance and power overheads.
引用
收藏
页码：248 / 258
页数：11
相关论文
共 50 条
  • [1] A DFT technique for low frequency delay fault testing in high performance digital circuits
    Chatterjee, B
    Sachdev, M
    Keshavarzi, A
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 1130 - 1139
  • [2] DFT for testing high-performance pipelined circuits with slow-speed testers
    Nummer, M
    Sachdev, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 212 - 217
  • [3] Optimization techniques for high-performance digital circuits
    Visweswariah, C
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 198 - 205
  • [4] Digital oscillation-test method for delay and stuck-at fault testing of digital circuits
    Arabi, K
    Ihs, H
    Dufaza, C
    Kaminska, B
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 91 - 100
  • [5] Delay Fault Coverage Increasing in Digital Circuits
    Siebert, Miroslav
    Gramatova, Elena
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 475 - 478
  • [6] ON DELAY FAULT TESTING IN COMBINATIONAL-CIRCUITS
    ANTREICH, KJ
    FUCHS, K
    FINK, F
    FREQUENZ, 1990, 44 (3-4) : 103 - 111
  • [7] ON DELAY FAULT TESTING IN LOGIC-CIRCUITS
    LIN, CJ
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 694 - 703
  • [8] Minimizing sensitivity to delay variations in high-performance synchronous circuits
    Liu, X
    Papaefthymiou, MC
    Friedman, EG
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 643 - 649
  • [9] FAULT TESTING AND DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS
    KAUTZ, WH
    IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (04) : 352 - +
  • [10] UNIFIED TECHNIQUE FOR ON-LINE TESTING OF DIGITAL CIRCUITS: DELAY AND STUCK-AT FAULT MODELS
    Biswas, S.
    Mukhopadhyay, S.
    Patra, A.
    Sarkar, D.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (06) : 1069 - 1089
12345