共 11 条
[1]
Agrawal VD, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P302, DOI 10.1109/TEST.1995.529854
[2]
Bernstein K, 1999, HIGH SPEED CMOS DESIGN STYLES, P1
[3]
A DFT technique for low frequency delay fault testing in high performance digital circuits
[J].
INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS,
2002,
:1130-1139
[4]
CHENG Z, 2000, P IEEE INT S QUAL EL, P181
[5]
HAO H, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P275, DOI 10.1109/TEST.1993.470686
[6]
Intrinsic leakage in low power deep submicron CMOS ICs
[J].
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY,
1997,
:146-155
[8]
High volume microprocessor test escapes, an analysis of defects our tests are missing.
[J].
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS,
1998,
:25-34
[9]
Current-based testing for deep-submicron VLSIs
[J].
IEEE DESIGN & TEST OF COMPUTERS,
2001, 18 (02)
:76-84
[10]
Semiconductor Industry Association, 2001, INT TECHN ROADM SEM