A Security Architecture for RISC-V based IoT Devices

被引:0
|
作者
Auer, Lukas [1 ]
Skubich, Christian [2 ]
Hiller, Matthias [1 ]
机构
[1] Fraunhofer Inst Appl & Integrated Secur AISEC, Garching, Germany
[2] Fraunhofer Inst Integrated Circuits IIS, Div Engn Adapt Syst EAS, Dresden, Germany
关键词
RISC-V; device security; secure boot; watchdog timer; IoT;
D O I
10.23919/date.2019.8714822
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
New IoT applications are demanding for more and more performance in embedded devices while their deployment and operation poses strict power constraints. We present the security concept for a customizable Internet of Things (IoT) platform based on the RISC-V ISA and developed by several Fraunhofer Institutes. It integrates a range of peripherals with a scalable computing subsystem as a three dimensional System-in-Package (3D-SiP). The security features aim for a medium security level and target the requirements of the IoT market. Our security architecture extends given implementations to enable secure deployment, operation, and update. Core security features are secure boot, an authenticated watchdog timer, and key management. The Universal Sensor Platform (USeP) SoC is developed for GLOBALFOUNDRIES' 22FDX technology and aims to provide a platform for Small and Medium-sized Enterprises (SMEs) that typically do not have access to advanced microelectronics and integration know-how, and are therefore limited to Commercial Off-The-Shelf (COTS) products.
引用
收藏
页码:1154 / 1159
页数:6
相关论文
共 50 条
  • [41] Latency-Constrained Neural Architecture Search Method for Efficient Model Deployment on RISC-V Devices
    Xiang, Mingxi
    Ding, Rui
    Liu, Haijun
    Zhou, Xichuan
    ELECTRONICS, 2024, 13 (04)
  • [42] GAP-8: A RISC-V SoC for AI at the Edge of the IoT
    Flamand, Eric
    Rossi, Davide
    Conti, Francesco
    Loi, Igor
    Pullini, Antonio
    Rotenberg, Florent
    benini, Luca
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 69 - 72
  • [43] Developing an AI IoT application with open software on a RISC-V SoC
    Torres-Sanchez, Enrique
    Alastruey-Benede, Jesus
    Torres-Moreno, Enrique
    2020 XXXV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2020,
  • [44] RANTT: A RISC-V Architecture Extension for the Number Theoretic Transform
    Karabulut, Emre
    Aysu, Aydin
    2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, : 26 - 32
  • [45] Design and Performance Evaluation of an Adaptive Routing Algorithm for RISC-V Based NoC Architecture
    Reddy, B. Naresh Kumar
    Kumar, Aruru Sai
    Krishna, Y. Charan
    10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
  • [46] Efficient Processing-in-Memory System Based on RISC-V Instruction Set Architecture
    Lim, Jihwan
    Son, Jeonghun
    Yoo, Hoyoung
    ELECTRONICS, 2024, 13 (15)
  • [47] DuckCore: A Fault-Tolerant Processor Core Architecture Based on the RISC-V ISA
    Li, Jiemin
    Zhang, Shancong
    Bao, Chong
    ELECTRONICS, 2022, 11 (01)
  • [48] Towards a Heterogeneous Fault-Tolerance Architecture based on Arm and RISC-V Processors
    Rodrigues, Cristiano
    Marques, Ivo
    Pinto, Sandro
    Gomes, Tiago
    Tavares, Adriano
    45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019), 2019, : 3112 - 3117
  • [49] Design of a variable precision CORDIC coprocessor for RISC-V architecture based on FinFET process
    Zhao, Bo
    Yin, Minghui
    Zhang, Weihua
    Liu, Hongwei
    Li, Zhiqiang
    IEICE ELECTRONICS EXPRESS, 2023, 20 (19):
  • [50] LIRA-V: Lightweight Remote Attestation for Constrained RISC-V Devices
    Shepherd, Carlton
    Markantonakis, Konstantinos
    Jaloyan, Georges-Axel
    2021 IEEE SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (SPW 2021), 2021, : 221 - 227