A Security Architecture for RISC-V based IoT Devices

被引:0
|
作者
Auer, Lukas [1 ]
Skubich, Christian [2 ]
Hiller, Matthias [1 ]
机构
[1] Fraunhofer Inst Appl & Integrated Secur AISEC, Garching, Germany
[2] Fraunhofer Inst Integrated Circuits IIS, Div Engn Adapt Syst EAS, Dresden, Germany
关键词
RISC-V; device security; secure boot; watchdog timer; IoT;
D O I
10.23919/date.2019.8714822
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
New IoT applications are demanding for more and more performance in embedded devices while their deployment and operation poses strict power constraints. We present the security concept for a customizable Internet of Things (IoT) platform based on the RISC-V ISA and developed by several Fraunhofer Institutes. It integrates a range of peripherals with a scalable computing subsystem as a three dimensional System-in-Package (3D-SiP). The security features aim for a medium security level and target the requirements of the IoT market. Our security architecture extends given implementations to enable secure deployment, operation, and update. Core security features are secure boot, an authenticated watchdog timer, and key management. The Universal Sensor Platform (USeP) SoC is developed for GLOBALFOUNDRIES' 22FDX technology and aims to provide a platform for Small and Medium-sized Enterprises (SMEs) that typically do not have access to advanced microelectronics and integration know-how, and are therefore limited to Commercial Off-The-Shelf (COTS) products.
引用
收藏
页码:1154 / 1159
页数:6
相关论文
共 50 条
  • [31] Design and Implementation of a Dynamic Information Flow Tracking Architecture to Secure a RISC-V Core for IoT Applications
    Palmiero, Christian
    Di Guglielmo, Giuseppe
    Lavagno, Luciano
    Carloni, Luca P.
    2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
  • [32] FPGA Implementation of Hardware-based Demand Paging on RISC-V Architecture
    Jin, Wenjing
    Gong, Jeonghun
    Lee, Jae W.
    2024 INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS, AND COMMUNICATIONS, ITC-CSCC 2024, 2024,
  • [33] GoblinCore-64: A RISC-V Based Architecture for Data Intensive Computing
    Leidel, John D.
    Wang, Xi
    Chen, Yong
    2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
  • [34] Investigation of RISC-V
    Frolov, V. A.
    Galaktionov, V. A.
    Sanzharov, V. V.
    PROGRAMMING AND COMPUTER SOFTWARE, 2021, 47 (07) : 493 - 504
  • [35] RISC-V Computer System Designed for Cyber-Security
    Trong-Thuc Hoang
    Ba-Anh Dao
    Anh-Tien Le
    Van-Phuc Hoang
    Cong-Kha Pham
    2022 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2022, : XXXI - XXXI
  • [36] Towards dependable RISC-V cores for edge computing devices
    Nikiema, Pegdwende Romaric
    Palumbo, Alessandro
    Aasma, Allan
    Cassano, Luca
    Kritikakou, Angeliki
    Kulmala, Ari
    Lukkarila, Jari
    Ottavi, Marco
    Psiakis, Rafail
    Traiola, Marcello
    2023 IEEE 29TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN, IOLTS, 2023,
  • [37] Investigation of RISC-V
    V. A. Frolov
    V. A. Galaktionov
    V. V. Sanzharov
    Programming and Computer Software, 2021, 47 : 493 - 504
  • [38] RvDfi: A RISC-V Architecture With Security Enforcement by High Performance Complete Data-Flow Integrity
    Feng, Lang
    Huang, Jiayi
    Li, Luyi
    Zhang, Haochen
    Wang, Zhongfeng
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (10) : 2499 - 2512
  • [39] Systematic RISC-V based Firmware Design
    Herdt, Vladimir
    Grosse, Daniel
    Drechsler, Rolf
    Gerum, Christoph
    Jung, Alexander
    Benz, Joscha-Joel
    Bringmann, Oliver
    Schwarz, Michael
    Stoffel, Dominik
    Kunz, Wolfgang
    PROCEEDINGS OF THE 2019 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2019,
  • [40] Exploring RISC-V Based DNN Accelerators
    Liu, Qiankun
    Amiri, Sam
    Ost, Luciano
    2024 IEEE INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS, COINS 2024, 2024, : 30 - 34