A Security Architecture for RISC-V based IoT Devices

被引:0
|
作者
Auer, Lukas [1 ]
Skubich, Christian [2 ]
Hiller, Matthias [1 ]
机构
[1] Fraunhofer Inst Appl & Integrated Secur AISEC, Garching, Germany
[2] Fraunhofer Inst Integrated Circuits IIS, Div Engn Adapt Syst EAS, Dresden, Germany
关键词
RISC-V; device security; secure boot; watchdog timer; IoT;
D O I
10.23919/date.2019.8714822
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
New IoT applications are demanding for more and more performance in embedded devices while their deployment and operation poses strict power constraints. We present the security concept for a customizable Internet of Things (IoT) platform based on the RISC-V ISA and developed by several Fraunhofer Institutes. It integrates a range of peripherals with a scalable computing subsystem as a three dimensional System-in-Package (3D-SiP). The security features aim for a medium security level and target the requirements of the IoT market. Our security architecture extends given implementations to enable secure deployment, operation, and update. Core security features are secure boot, an authenticated watchdog timer, and key management. The Universal Sensor Platform (USeP) SoC is developed for GLOBALFOUNDRIES' 22FDX technology and aims to provide a platform for Small and Medium-sized Enterprises (SMEs) that typically do not have access to advanced microelectronics and integration know-how, and are therefore limited to Commercial Off-The-Shelf (COTS) products.
引用
收藏
页码:1154 / 1159
页数:6
相关论文
共 50 条
  • [21] Lock-V: A heterogeneous fault tolerance architecture based on Arm and RISC-V*
    Marques, Ivo
    Rodrigues, Cristiano
    Tavares, Adriano
    Pinto, Sandro
    Gomes, Tiago
    MICROELECTRONICS RELIABILITY, 2021, 120
  • [22] RISC-V Instruction Set Architecture Extensions: A Survey
    Cui, Enfang
    Li, Tianzheng
    Wei, Qian
    IEEE ACCESS, 2023, 11 : 24696 - 24711
  • [23] Formal Verification of Security Properties on RISC-V Processors
    Chuah, Czea Sie
    Appold, Christian
    Leinmueller, Tim
    2023 21ST ACM-IEEE INTERNATIONAL SYMPOSIUM ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, MEMOCODE, 2023, : 159 - 168
  • [24] An Efficient Resource Shared RISC-V Multicore Architecture
    Islam, Md Ashraful
    Kise, Kenji
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2022, E105D (09) : 1506 - 1515
  • [25] Digital Design and RISC-V Computer Architecture Textbook
    Harris, Sarah L.
    Harris, David
    2021 ACM/IEEE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION (WCAE), 2021,
  • [26] Lock-V: A heterogeneous fault tolerance architecture based on Arm and RISC-V
    Marques, Ivo
    Rodrigues, Cristiano
    Tavares, Adriano
    Pinto, Sandro
    Gomes, Tiago
    Microelectronics Reliability, 2021, 120
  • [27] Second International workshop on RISC-V for HPC (RISC-V HPC)
    Brown, Nick
    Davis, John
    Leidel, John
    Wong, Michael
    ACM International Conference Proceeding Series, 2023, : 1521 - 1522
  • [28] Design of IOMMU Based on RISC-V
    Wang, Zhendao
    Ban, Guilong
    Hu, Jin
    Jiao, Xufeng
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2024, 51 (06): : 187 - 194
  • [29] Microarchitecture based RISC-V Instruction Set Architecture for Low Power Application
    Deepika, R.
    Priyadharsini, S. M. Gopika
    Malar, M. Muthu
    Anand, I. Vivek
    JOURNAL OF PHARMACEUTICAL NEGATIVE RESULTS, 2022, 13 : 362 - 371
  • [30] SPEAR-V: Secure and Practical Enclave Architecture for RISC-V
    Schrammel, David
    Waser, Moritz
    Lamster, Lukas
    Unterguggenberger, Martin
    Mangard, Stefan
    PROCEEDINGS OF THE 2023 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, ASIA CCS 2023, 2023, : 457 - 468