Effect of Drift Length on Shifts in 400-V SOI LDMOS Breakdown Voltage Due to TID

被引:11
作者
Shu, Lei [1 ,2 ]
Zhao, Yuan-Fu [1 ,3 ]
Galloway, Kenneth F. [4 ]
Wang, Liang [3 ]
Wang, Xin-Sheng [5 ]
Yuan, Zhang-Yi'an [6 ]
Zhou, Xin [6 ,7 ]
Chen, Wei-Ping [1 ]
Qiao, Ming [6 ]
Wang, Tian-Qi [1 ]
机构
[1] Harbin Inst Technol, Harbin 150001, Peoples R China
[2] Univ Texas Austin, Dept Elect & Comp Engn, Microelect Res Ctr, Austin, TX 78712 USA
[3] Beijing Microelect Technol Inst, Beijing 100076, Peoples R China
[4] Vanderbilt Univ, Dept Elect Engn & Comp Sci, Nashville, TN 37235 USA
[5] Harbin Inst Technol Weihai, Weihai 264209, Peoples R China
[6] Univ Elect Sci & Technol China, Chengdu 611731, Peoples R China
[7] Univ Elect Sci & Technol China, Inst Elect & Informat Engn, Chengdu 611731, Peoples R China
基金
中国国家自然科学基金;
关键词
Electric fields; Degradation; Microelectronics; Length measurement; Doping; Total ionizing dose; Breakdown voltage; drift region length; silicon-on-insulator (SOI) laterally diffused metal oxide semiconductor field-effect transistors (LDMOSFETs); technology computer-aided design (TCAD) simulation; total dose;
D O I
10.1109/TNS.2020.2970743
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recently, Shu et al. published "Numerical and Experimental Investigation of TID Radiation Effect on the Breakdown Voltage of 400 V SOI NLDMOS." This short article is an extension of that earlier article. The breakdown voltage of 400-V silicon-on-insulator n-channel laterally diffused metal-oxide semiconductor field-effect transistors with different drift region lengths are examined after exposure to total ionizing dose. The variation observed is analyzed using technology computer-aided design simulation.
引用
收藏
页码:2392 / 2395
页数:4
相关论文
共 20 条
  • [1] Ben Ali K, 2017, PROC EUR S-STATE DEV, P236, DOI 10.1109/ESSDERC.2017.8066635
  • [2] Conley J. F. Jr., 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207), P125, DOI 10.1109/SOIC.2001.958018
  • [3] TID and Displacement Damage Effects in Vertical and Lateral Power MOSFETs for Integrated DC-DC Converters
    Faccio, Federico
    Allongue, B.
    Blanchot, G.
    Fuentes, C.
    Michelis, S.
    Orlandi, S.
    Sorge, R.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (04) : 1790 - 1797
  • [4] A review of RESURF technology
    Ludikhuize, AW
    [J]. 12TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS - PROCEEDINGS, 2000, : 11 - 18
  • [5] Merchant S., 1993, Proceedings of the 5th International Symposium on Power Semiconductor Devices and ICs ISPSD '93 (Cat. No.93CH3314-2), P124, DOI 10.1109/ISPSD.1993.297121
  • [6] Ming Qiao, 2017, 2017 29th International Symposium on Power Semiconductor Devices and ICs (ISPSD). Proceedings, P319, DOI 10.23919/ISPSD.2017.7988953
  • [7] Breakdown voltage improvement of LDMOSs by charge balancing: An inserted P-layer in trench oxide (IPT-LDMOS)
    Orouji, Ali A.
    Mehrad, Mahsa
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2012, 51 (03) : 412 - 420
  • [8] A numerical study of partial-SOI LDMOSFETs
    Park, JM
    Grasser, T
    Kosina, H
    Selberherr, S
    [J]. SOLID-STATE ELECTRONICS, 2003, 47 (02) : 275 - 281
  • [9] Numerical and Experimental Investigation of Single Event Effects in SOI Lateral Power MOSFETs
    Shea, Patrick M.
    Shen, Z. John
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (06) : 2739 - 2747
  • [10] Shikang Cheng, 2017, 2017 29th International Symposium on Power Semiconductor Devices and ICs (ISPSD). Proceedings, P323, DOI 10.23919/ISPSD.2017.7988954