Optimization of Deformations and Hoop Stresses in TSV Liners to Boost Interconnect Reliability in Electronic Appliances

被引:0
作者
Atieno, Juma Mary [1 ]
Zhang, Xuliang [1 ]
Bai, He Song [1 ]
Ahmed, Abusabah I. A. [1 ]
机构
[1] Univ Elect Sci & Technol China UESTC, Chengdu, Peoples R China
来源
EIGHTH INTERNATIONAL CONFERENCE ON MACHINE VISION (ICMV 2015) | 2015年 / 9875卷
关键词
ANSYS APDL; Deformation; Hoop Stress; Liners; Theta; TSV;
D O I
10.1117/12.2228516
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Recently, there has been a lot of research with electronic products because more and different functions are integrated into devices and the final product sizes have to be small to meet the market demand. A lot of research has been done on the (TSVs) Through Silicon Vias. In this paper, through silicon via liners are investigated. The liners: silicon dioxide, polystyrene and polypropylene carbonate are exposed to pressure on their inner surfaces and this yielded hoop stresses within their thickness. Deflections too occurred and this is a proof that deformation really took place. In one of our papers, hoop stresses for the same materials were investigated. The values were a little higher but different for each material used. In this paper, we use global cylindrical, partial cylinder model with different theta in Analysis system 14 to model the through silicon via liners. The values are lower meaning the reliability of the liners have been optimized and boosted. However, silicon dioxide liner had the lowest hoop stress around its circumference and lowest deflection value meaning that it's still one of the most reliable materials in the manufacture of through silicon via liners in the industry; but overdependence can be avoided if the other liners are used too.
引用
收藏
页数:5
相关论文
共 16 条
[1]  
[Anonymous], 2012, 2012 IEEE Aerospace Conference, DOI [DOI 10.1109/AERO.2012.6187425, 10.1109/AERO.2012.6187425]
[2]  
Atieno Juma Mary, 2015, IEEE ADV INF TECHN E
[3]  
Cheng PANG, 2013, 14 INT C EL PACK TEC
[4]   A Thermal Isolation Technique Using Through-Silicon Vias for Three-Dimensional ICs [J].
Hu, Sanming ;
Hoe, Yen Yi Germaine ;
Li, Hongyu ;
Zhao, Dan ;
Shi, Jinglin ;
Han, Yong ;
Teo, Keng Hwa ;
Xiong, Yong Zhong ;
He, Jin ;
Zhang, Xiaowu ;
Je, Minkyu ;
Madihian, Mohammad .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) :1282-1287
[5]   Air-Gap Through-Silicon Vias [J].
Huang, Cui ;
Chen, Qianwen ;
Wang, Zheyao .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) :441-443
[6]  
Huang P. S., 2012, 2012 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), P52, DOI 10.1109/IMPACT.2012.6420263
[7]  
Liao E. B., 2013, 2013 Symposium on VLSI Technology, pT42
[8]   The reduction of keep-out zone (∼10x) by the optimized novel trench structures near the through silicon vias for the application in 3-dimensional integrated circuits [J].
Liao, M. H. .
JOURNAL OF APPLIED PHYSICS, 2013, 114 (15)
[9]  
Remili Z., 2014, EL SYST INT C
[10]   Effect of Thermal Stresses on Carrier Mobility and Keep-Out Zone Around Through-Silicon Vias for 3-D Integration [J].
Ryu, Suk-Kyu ;
Lu, Kuan-Hsun ;
Jiang, Tengfei ;
Im, Jang-Hi ;
Huang, Rui ;
Ho, Paul S. .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) :255-262