Run-Time Task Allocation Considering User Behavior in Embedded Multiprocessor Networks-on-Chip

被引:47
作者
Chou, Chen-Ling [1 ]
Marculescu, Radu [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
基金
美国国家科学基金会;
关键词
Low-power design; multiprocessor interconnection; networks-on-chip; optimization methods; resource management; user behavior; SYSTEM;
D O I
10.1109/TCAD.2009.2034348
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a run-time strategy for allocating application tasks to embedded multiprocessor systems-on-chip platforms where communication happens via the network-on-chip approach. As a novel contribution, we incorporate the user behavior information in the resource allocation process; this allows the system to better respond to real-time changes and to adapt dynamically to different user needs. Several algorithms are proposed for solving the task allocation problem while minimizing the communication energy consumption and network contention. When the user behavior is taken into consideration, we observe more than 70% communication energy savings (with negligible energy and run-time overhead) compared to an arbitrary contiguous task allocation strategy.
引用
收藏
页码:78 / 91
页数:14
相关论文
共 33 条
[1]   The KILL rule for multicore [J].
Agarwal, Anant ;
Levy, Markus .
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, :750-+
[2]  
[Anonymous], 1994, 1994 1 WORKSH MOB C, DOI [10.1109/WMCSA.1994.16, DOI 10.1109/WMCSA.1994.16]
[3]  
[Anonymous], TASK GRAPHS FREE TGF
[4]   What is the optimal shape of a city? [J].
Bender, CM ;
Bender, MA ;
Demaine, ED ;
Fekete, SP .
JOURNAL OF PHYSICS A-MATHEMATICAL AND GENERAL, 2004, 37 (01) :147-159
[5]  
BENDER MA, 2005, P WORKSH ALG DAT STR, P169
[6]   Networks on chip:: A new paradigm for systems on chip design [J].
Benini, L ;
De Micheli, G .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, :418-419
[7]   A heuristic for peak power constrained design of network-on-chip (NoC) based multimode systems [J].
Bhojwani, P ;
Mahapatra, R ;
Kim, EJ ;
Chen, T .
18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, :124-129
[8]   Thousand core chips-a technology perspective [J].
Borkar, Shekhar .
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, :746-749
[9]   Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels [J].
Chou, Chen-Ling ;
Ogras, Umit Y. ;
Marculescu, Radu .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (10) :1866-1879
[10]  
Chou CL, 2008, DES AUT TEST EUROPE, P1074