A Distortion Cancelation Technique With the Recursive DFT Method for Successive Approximation Analog-to-Digital Converters

被引:14
作者
Juan, Yi-Hsiang [1 ]
Huang, Hong-Yi [2 ]
Lai, Shin-Chi [3 ]
Juang, Wen-Ho [1 ]
Lee, Shuenn-Yuh [1 ]
Luo, Ching-Hsing [1 ,4 ]
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 701, Taiwan
[2] Natl Taipei Univ, Dept Elect Engn, Taipei 23741, Taiwan
[3] Nan Hua Univ, Dept Comp Sci & Informat Engn, Chiayi 62249, Taiwan
[4] Natl Sun Yat Sen Univ, Inst Med Sci & Technol, Kaohsiung 804, Taiwan
关键词
Analog-to-digital converter (ADC); digital calibration; recursive discrete Fourier transform (RDFT); FRONT-END; SAR ADC; DESIGN;
D O I
10.1109/TCSII.2015.2468918
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a recursive discrete Fourier transform (RDFT) foreground digital calibration method for successive approximation (SAR) analog-to-digital converters (ADCs). This calibration method can lower the harmonic distortion caused by capacitor mismatch and dc offset of comparators to improve the resolution and performance of ADCs. Capacitor mismatch results in a digital-to-analog converter (DAC) capacitor array that is unequal to 2(n). RDFT can be adopted to evaluate the real radixes of a DAC capacitor array with a new digital output to compensate for the error caused by capacitor mismatch. Furthermore, the calibration technique can eliminate the dc offset error of a comparator circuit. The proposed novel digital calibration method that utilizes RDFT instead of the traditional fast Fourier transform has the advantages of variable transform length, lower complexity, faster computation, and less hardware cost. The analog block of SAR ADC with RDFT is implemented in the TSMC 0.18-mu m standard CMOS process with a 200-kS/s sampling rate to validate the proposed method. Simulation results show that the total harmonic distortion (THD) is 64.97 dB before calibration, whereas a THD of 73.05 dB can be achieved after calibration. In addition, the effective bit numbers are 9.98 and 11.26 b before and after calibration, respectively.
引用
收藏
页码:146 / 150
页数:5
相关论文
共 18 条
[1]  
Burns M., 2001, INTRO MIXED SIGNAL I
[2]   Adaptive successive approximation ADC for biomedical acquisition system [J].
Chang, Hui-Wen ;
Huang, Hong-Yi ;
Juan, Yi-Hsiang ;
Wang, Wei-Song ;
Luo, Ching-Hsing .
MICROELECTRONICS JOURNAL, 2013, 44 (09) :729-735
[3]   A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS [J].
Chen, Shuo-Wei Michael ;
Brodersen, Robert W. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) :2669-2680
[4]   Device mismatch and tradeoffs in the design of analog circuits [J].
Kinget, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (06) :1212-1224
[5]  
Kuttner F., 2002, IEEE International Solid-State Circuits Conference, V1, P176, DOI DOI 10.1109/ISSCC.2002.992993.
[6]   Low Computational Complexity, Low Power, and Low Area Design for the Implementation of Recursive DFT and IDFT Algorithms [J].
Lai, Shin-Chi ;
Lei, Sheau-Fang ;
Chang, Chia-Lin ;
Lin, Chen-Chieh ;
Luo, Ching-Hsing .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (12) :921-925
[7]  
LEE HS, 1985, IEEE T CIRCUITS SYST, V32, P590
[8]  
Lee S.Y., 2006, IWCMC P, P893
[9]  
Lee S-Y., 2013, INT J CIRCUIT THEORY, V43, P455
[10]   A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure [J].
Liu, Chun-Cheng ;
Chang, Soon-Jyh ;
Huang, Guan-Ying ;
Lin, Ying-Zu .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) :731-740