Design and investigation of negative capacitance-based core-shell dopingless nanotube tunnel field-effect transistor

被引:4
|
作者
Apoorva [1 ]
Kumar, Naveen [2 ]
Amin, S. Intekhab [3 ]
Anand, Sunny [1 ]
机构
[1] Amity Univ, Dept Elect & Commun Engn, Noida, India
[2] Dr BR Ambedkar Natl Inst Technol, Dept Elect & Commun Engn, Jalandhar, Punjab, India
[3] Jamia Milia Islamia, Dept Elect & Commun Engn, New Delhi, India
关键词
GATE; DEVICE; MOSFET;
D O I
10.1049/cds2.12064
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Investigation and analysis of a ferroelectric material-based dopingless nanotube tunnel field-effect transistor are conducted using a lead zirconate titanate (PZT) gate stack to induce negative capacitance in the device. Landau-Khalatnikov equations are used in deriving the parameter values of the ferroelectric material to ensure accurate results. The nanotube structure of the tunnel field-effect transistor allows for better electrostatic control owing to its gate-all-around structure. Incorporation of negative capacitance further reduces the voltage supply requirement and power consumption of the structure while simultaneously improving switching. In addition, the device is studied for varying thicknesses of the dielectric PZT material. The threshold voltage of the device under study was calculated as 0.281 V, and the average subthreshold slope of the device was reduced to 18.271 mV/decade, far below the thermionic limit of 60 mV/decade.
引用
收藏
页码:686 / 694
页数:9
相关论文
共 50 条
  • [41] Design of Digital Standard Cell Based on Silicon Tunnel Field-Effect Transistor
    Su, Hang
    Wang, Yiwen
    Huang, Jipan
    Han, Yufei
    Wang, Mingjiang
    2015 IEEE 9TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2015, : 66 - 70
  • [42] Performance investigation of steep-slope core–shell nanotube indium nitride electron–hole bilayer tunnel field effect transistor
    Zahra Ahangari
    Applied Physics A, 2019, 125
  • [43] Negative Capacitance in Short-Channel Tunnel Field-Effect Transistors
    Teng, Hung-Jin
    Chen, Yu-Hsuan
    Nguyen Dang Chien
    Shih, Chun-Hsing
    2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 45 - 46
  • [44] Strain Engineering and Junction Design for Tunnel Field-Effect Transistor
    Yeo, Yee-Chia
    Han, Genquan
    Yang, Yue
    Guo, Pengfei
    SIGE, GE, AND RELATED COMPOUNDS 4: MATERIALS, PROCESSING, AND DEVICES, 2010, 33 (06): : 77 - 87
  • [45] Effect of Gate Misalignment on the Performance of Rectangular Core-Shell based Junctionless Field Effect Transistor
    Narula, Vishal
    Agarwal, Mohit
    DAE SOLID STATE PHYSICS SYMPOSIUM 2019, 2020, 2265
  • [46] Design and analysis of dual-gate misalignment on the performance of dopingless tunnel field effect transistor
    Deep Shekhar
    Ashish Raman
    Applied Physics A, 2020, 126
  • [47] Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack
    Liu, Chien
    Chen, Ping-Guang
    Xie, Meng-Jie
    Liu, Shao-Nong
    Lee, Jun-Wei
    Huang, Shao-Jia
    Liu, Sally
    Chen, Yu-Sheng
    Lee, Heng-Yuan
    Liao, Ming-Han
    Chen, Pang-Shiu
    Lee, Min-Hung
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)
  • [48] Design and analysis of dual-gate misalignment on the performance of dopingless tunnel field effect transistor
    Shekhar, Deep
    Raman, Ashish
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (06):
  • [49] 2D negative capacitance field-effect transistor with organic ferroelectrics
    Zhang, Heng
    Chen, Yan
    Ding, Shijin
    Wang, Jianlu
    Bao, Wenzhong
    Zhang, David Wei
    Zhou, Peng
    NANOTECHNOLOGY, 2018, 29 (24)
  • [50] WSe2 Negative Capacitance Field-Effect Transistor for Biosensing Applications
    Wu, Xian
    Gao, Sen
    Xiao, Lei
    Wang, Jing
    ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (32) : 42597 - 42607