共 50 条
- [41] Design of Digital Standard Cell Based on Silicon Tunnel Field-Effect Transistor 2015 IEEE 9TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2015, : 66 - 70
- [42] Performance investigation of steep-slope core–shell nanotube indium nitride electron–hole bilayer tunnel field effect transistor Applied Physics A, 2019, 125
- [43] Negative Capacitance in Short-Channel Tunnel Field-Effect Transistors 2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 45 - 46
- [44] Strain Engineering and Junction Design for Tunnel Field-Effect Transistor SIGE, GE, AND RELATED COMPOUNDS 4: MATERIALS, PROCESSING, AND DEVICES, 2010, 33 (06): : 77 - 87
- [45] Effect of Gate Misalignment on the Performance of Rectangular Core-Shell based Junctionless Field Effect Transistor DAE SOLID STATE PHYSICS SYMPOSIUM 2019, 2020, 2265
- [46] Design and analysis of dual-gate misalignment on the performance of dopingless tunnel field effect transistor Applied Physics A, 2020, 126
- [48] Design and analysis of dual-gate misalignment on the performance of dopingless tunnel field effect transistor APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (06):